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SYNOPSIS. 
The thesis describes an optimal selective harmonic elimination strategy suitable for single- 
phase AC-DC converter-fed traction drives. The objective is to eliminate low-order supply 
current harmonics, including those injected into the supply due to load-side current ripple. 
Other advantages that the switching strategy has to offer over phase-control include 
improved supply power factor, reduced VA consumption for a given demand speed and 
load, reduced torque and speed ripple and smaller armature circuit smoothing inductance. 
The effect of field current boost on the dynamic response of the drive is also described. 
It is shown that field boost helps to reduce the speed rise-time by increasing the 
electromagnetic torque available during acceleration periods. 
Closed-loop control of a 4-quadrant DC drive is described and a comparison made between 
the performance of PID-control and pseudo-derivative feedback control. It is shown that 
pseudo-derivative feedback control has several advantages to offer, amongst which are ease 
of tuning of the controller gains and a superior performance following load torque 
disturbances. 
A laboratory size drive system was designed and built, and used to validate simulation 
predictions for both the switching strategy and pseudo-derivative feedback control. A 
microcontroller based hardware implementation of both the switching strategy and a digital 
pseudo-derivative feedback controller was adopted, with the switching strategy being 
implemented using an off-line approach of precalculating the switching angles and storing 
these in look-up tables. 
The armature voltage controller comprises a dual-converter employing IGBTs as switching 
devices. The use of IGBTs allows higher switching frequencies at significant power levels 
than would be possible if GTOs were used. It also simplifies the gate drive circuit design 
and minimises the need to use snubber circuits. 
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CHAPTER ONE 
INTRODUCTION. 
For many years, power electronic converters have used thyristors with phase-control and 
AC line commutation to convert AC to DC power for applications such as DC machines, 
and also to provide the DC link voltage for AC inverter drives. 
The share of converter loads in electrical power supplies continues to increase and this 
calls for the disturbances that they create to be increasingly taken into account. The 
problems caused by AC-DC converters include not only their variable reactive power 
consumption but, in particular the harmonics of the supply current that generate 
corresponding voltage harmonics due to the internal impedance of the supply network. 
Supply current harmonics prevent full utilization of the installed capacity, by increasing 
the RMS supply current without delivering any more power, and also reduce the converter 
power factor. The harmonics also cause overheating of power supply components and 
electrical machines, and may trigger protective devices prematurely. In addition, the 
introduction of supply current harmonics into the power system interferes with the 
operation of sensitive electronic equipment sharing the converter supply, and may also 
cause resonant disturbances in the network. 
Traditionally, passive filters have been used to remove harmonics from the AC supply. For 
railway traction applications, the weight and volume of the filter have been significant and 
it is desirable that they should be reduced. In addition, the component count of the power 
and control circuits has a bearing on capital and maintenance costs, and reliability. 
In an attempt to overcome the above problems, PWM-controlled AC-DC converters are 
increasingly being used. Thyristors have also been replaced by GTOs since they require 
less bulky commutation circuitry and are therefore better suited to PWM switching 
strategies. GTOs however suffer from a poor turn-off current gain and require substantial 
amounts of power to turn-off, in addition to the need for bulky snubber circuits. Because 
of the high switching loss, a GTO converter is normally restricted to operation at 
frequencies below I kHz. 
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The switching frequency of a power electronic converter greatly influences its cost, size, 
and performance. Additionally, it is important to work at high switching frequencies in 
order to minimise electromagnetic interference and, if possible, to reduce audible noise. 
This calls for switching devices capable of working at high frequencies while handling 
considerable amounts of power. 
A complex power electronics system such as an electrical machine drive will often use 
microcomputer control as this offers several advantages. It provides a significant cost 
reduction in control hardware, improves system reliability, and eliminates drift and 
electromagnetic interference problems. The hardware can be designed in a universal 
manner but the software can be flexible, enabling it to be altered or updated as the system 
requirements change. Furthermore, information storage, monitoring, diagonistics, and 
hierarchical control capability are all beneficial features of microcomputer control. The 
complex computation and decision making capabilities of modern high-speed 
microcomputers, with large functionality, now permit high performance real-time control 
schemes to be implemented. 
1.1 THESIS OBJECTIVE. 
This thesis describes an optimal selective harmonic elimination switching strategy suitable 
for single-phase AC-DC converter-fed traction drives. The aim is to eliminate low-order 
supply current harmonics, including those injected into the supply due to load-side current 
ripple. Elimination of the first ten low-order harmonics, while still controlling the average 
output voltage, is considered, giving a switching frequency of 1100Hz which is well 
outside the working frequency range for track signalling equipment (typically 100Hz to 
500Hz). In addition, improvement in the fundamental power factor, reduction of reactive 
VA demand, and torque and speed ripple, and a reduction in the size of the armature 
circuit smoothing inductance are also desired. 
Armature voltage control is obtained using a dual-converter, which makes the drive both 
reversible and regenerative. The dual-converter helps to keep the average armature voltage 
/current characteristics continuous when the current changes polarity, with the 
accompanying additional benefit of reduced speed ripple at low speed and light loads. 
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The converter uses IGBTs as switching devices, enabling operation at switching 
frequencies not possible if GTOs are used. This helps to reduce the size of the input-side 
filter, simplifies the gate drive circuit design, reduces the amount of power required during 
turn-off, and minimises snubbing requirements, in addition to minimising electromagnetic 
interference. Closed-loop speed control is achieved using a pseudo-derivative feedback 
controller to improve the step speed response for both increasing and decreasing speeds, 
and the drive performance following load torque disturbance, and to simplify the tuning 
of controller gains. 
The use of a microcontroller enables the switching strategy to be implemented in software, 
using an off-line approach of precalculating the switching angles for the entire range of 
DC voltages, and storing these in look-up tables. A digital pseudo-derivative feedback 
controller is also implemented and the microcontroller provides overspeed protection. 
Armature current regulation is achieved using a current interventionist scheme, which does 
not affect the operation of the speed control loop as long as the armature current remains 
below a predetermined safe level. If this is exceeded, the drive free-wheels until the 
current reduces to a safe level. 
1.2 THESIS OUTLINE. 
Chapter 2 defines the performance parameters used to evaluate the drives, and also reviews 
the performance of phase-angle controlled, sequence-controlled and sinusoidal PWM- 
controlled 2-quadrant drives. 
Chapter 3 reviews the performance of phase-angle controlled and sinusoidal PWM- 
controlled 4-quadrant drives. 
Chapter 4 discusses the effects of load-side current ripple on the supply-side current, and 
also presents two selective harmonic elimination switching strategies, the first one based 
on the assumption of a ripple-free armature current, and the second taking into account 
armature current ripple. A harmonic minimisation process based on Lagrange multipliers 
is also discussed, and it is shown using this minimisation process that the first harmonic 
elimination strategy is incapable of eliminating or reducing harmonics arising from load- 
side current ripple. 
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In chapter 5, a mathematical model for the separately-excited DC motor is developed and 
this is followed by a model for the complete 4-quadrant converter drive including the 
controller. The effect of field current boost during speed transients is also discussed. 
Chapter 6 presents the design of the power circuit and the associated auxilliary circuitry. 
Chapter 7 discusses armature current control schemes and the modelling of the speed 
controller. Comparisons are made between the performance of a minor current loop and 
the current interventionist scheme, and also between PID-control and pseudo-derivative 
feedback control. SIMBOL2 is used to design the controller and to evaluate the closed- 
loop drive performance. 
Chapter 8 discusses the hardware implementation of a microcontroller controlled drive. The 
software required to implement the optimal PWM switching strategy, realize a digital 
pseudo-derivative feedback controller, and operate the drive in closed-loop control is 
explained. Protective features such as overspeed monitoring and protection are also 
incorporated. 
Chapter 9 presents both simulation and experimental results. 
Finally, chapter 10 presents an overall conclusion for the thesis. 
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CHAPTER TWO 
REVIEW OF 2-QUADRANT CONVERTER DRIVES. 
Most traction drives employ separately-excited DC motors, with speed control achieved by 
controlled rectification of the motor voltage using an AC-DC converter [1]. In the past, 
conventional phase-controlled single-phase converters were generally used which, although 
capable of regeneration, suffer from disadvantages such as high reactive power demand, 
low power factor (especially at low output voltage) and high output ripple voltage [2]. 
Improvements are possible if an alternative current path, other than through the supply, is 
provided for part of the supply voltage cycle. Apart from an improved power factor at 
reduced DC voltages, this also reduces both the apparent power drawn from the supply and 
the load voltage ripple [3]. To enable the converter to regenerate, sequence-control may 
be employed rather than a free-wheeling diode which, despite improving the performance, 
does not allow regeneration. 
While sequence-control of a full-converter provides characteristics similar to those of a 
semi-converter, it is also possible to obtain a negative output voltage and hence to 
regenerate power back to the supply [4]. When sequence-control is applied to a single 
converter supplying a separately-excited DC motor drive, the increased range of current 
discontinuity causes a deterioration in the steady-state torque-speed characteristics. To 
maintain continuous current requires an increase in the DC choke inductance, with an 
attendant increase in losses and a bulkier converter. The transient response of the drive is 
also inferior to that with a conventional phase controller. An overall performance 
improvement may be achieved by applying sequence-control to series connected converters 
[5], which also results in a reduction in the choke inductance. 
Further improvements to single-phase converter drives may be obtained by using a PWM- 
controlled converter. One such scheme, using diode cascade-connected bridge chopper 
controllers on the DC-side, improves the supply-side power factor and reduces or even 
eliminates low-order supply-side current harmonics [6]. Although there is an increase in 
the high-order supply-side current harmonics, these can be easily filtered [7]. 
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One aim of this thesis is to analyse the performance of a separately-excited DC motor 
traction drive fed from a single-phase AC-DC converter, employing an optimal selective 
harmonic elimination PWM-control strategy. An assessment of the performance is made 
by comparing it with that of natural sinusoidal PWM-control, sequence-control and 
conventional phase-control of single-phase AC-DC converter drives. 
2.1 DEFINITION OF DRIVE PERFORMANCE PARAMETERS. 
Considerable voltage ripple exists in the output of a single-phase AC-DC converter, with 
the harmonic orders depending on the type of converter control. In most cases the second- 
harmonic predominates, and this may cause considerable armature current ripple. The 
armature current harmonics in turn give rise to supply-side current harmonics, in addition 
to those arising as a consequence of the supply-side current waveform tending to be quasi- 
square. The exact nature of these harmonic currents also depends on the type of converter 
and motor used and significantly influences the performance of the drive. 
In order to evaluate the overall performance of a converter-fed drive, certain performance 
parameters [4,8] for the DC motor and the power supply are defined below. 
2.1.1 MOTOR PERFORMANCE PARAMETERS. 
The parameters used to assess the motor performance are given in Table 2.1. The supply 
current and voltage are both periodic functions, defined for convenience as functions of 
angular frequency rather than time. In the analysis below, one period of the supply voltage 
is defined as 27c radians rather than 20ms. 
2.1.1.1 ARMATURE CURRENT FORM-FACTOR, FFIa- 
This is unity if the armature current is smooth and it increases with any increase in the 
harmonic content. This leads to higher motor losses and, consequently, to a reduced motor 
and overall drive efficiency. 
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Table 2.1 
PARAMETER SYMBOL DEFINITION 
Average armature ladc 1 w(t, +T) 
current. 
f 
i,, (wt)d(wt) 
wT wti 
RMS armature current. lanns 
f w(t, +T) i2 (wt)d(wt) 
wT wti 
a 
Armature current form- FFla 
factor. 
'arms 
ladc 
Peak factor. PFla 'apeak 
-Tadc 
Armature current ripple IRFla 
factor. la2. rm 
2 
s-ladc 
2 I; dc 
2.1.1.2 PEAK ARMATURE CURRENT, lapeak" 
Commutation capability depends on the peak armature current [4,8], which is often referred 
to as the commutating component of the motor current. If the armature current has a large 
harmonic content, the commutation capability of the DC motor may be exceeded before 
the torque producing component reaches its rated value. This effectively derates the motor 
and, to avoid this, the armature current harmonic content must be minimised. One way of 
achieving this is by using a switching scheme that results in a low armature voltage 
harmonic ripple. An alternative but less attractive method is to increase the inductance of 
the armature smoothing choke. The resulting reduction in armature current ripple leads to 
a reduction in both the supply current ripple and the drive system losses. The ratio of peak 
current to average load current is referred to as the peak factor. 
2.1.2 SUPPLY PERFORMANCE PARAMETERS. 
Controlled single-phase converters draw harmonic currents from the supply, whose 
magnitudes depend on the load-side conditions and the converter control strategy adopted. 
A large load-side harmonic content results in increased supply current harmonics for most 
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drives. The parameters used to assess the supply-side drive performance are given in Table 
2.2. 
2.1.2.1 SUPPLY-SIDE POWER FACTOR. 
If the supply voltage is undistorted, only the fundamental component of the supply current 
contributes to the input power. The supply-side power factor determines the volt-ampere 
requirement of the drive, with a low power factor resulting in increased volt-amperes for 
the same active power. This in turn leads to a higher volt-ampere transformer rating, a 
higher current rating for the converter switching devices and, inevitably, to higher capital 
and running costs. 
Table 2.2 
PARAMETER SYMBOL DEFINITION 
Supply-side power PF V11COS4ý1 factor. 
vi 
Total RMS supply I 
current 2 WT . (wt) d (wt) 1 S wT 0 
Distortion factor. 
Fundamental DF 
COS(Ol displacement factor. 
The supply current i, (wt) may be expanded into a Fourier series [9] as 
is (wt) =ldc+En=1 [anlcos (nwt) +bnlsin (nwt) ] (2.1) 
where ldc is the average supply current and a,,,, b,,, are the Fourier coefficients, with the 
suffix "I" distinguishing them from those of the voltage function. 
2.1.3 CONVERTER LOAD-SIDE PERFORMANCE PARAMETERS. 
Single-phase controlled rectification results in a load voltage having even harmonics, with 
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a predominant second-harmonic. When such a converter supplies a DC motor load, even 
harmonic currents flow in the armature circuit, with the second-harmonic again being 
predominant. Low-order harmonics are difficult to filter and it is important that they should 
be minimised in any drive configuration. The parameters used to assess the load-side 
performance of the drive are given in Table 2.3. 
Table 2.3 
PARAMETER SYMBOL DEFINITION 
RMS load voltage. VORMS 
f WT 
v, 2, (wt)d(wt) 
wT 0 
Total RMS load ripple V"ac - 
voltage. 
FV2ý 2C 
0S 0s Vý 
Load voltage form- FFv VORMS factor. 
Vdc 
Load voltage ripple RFv 
V1 ý factor. C 
Vdc 
Average output Vdc WT 
voltage 2j2v,, (wt) d (wt) 
wT o 
2.1.3.1 FOURIER SERIES REPRESENTATION OF CONVERTER OUTPUT VOLTAGE. 
The instantaneous load voltage vo(wt) can be expanded into the Fourier series [9] 
vo (wt) =Vdc+En_1 (aný, cos (nwt) +bnj, sin (nwt)) (2.2) 
whereVdcl, a., v and b., v are the average values of the converter output voltage and the 
Fourier coefficients respectively. 
2.2 CONVENTIONAL PHASE-CONTROLLED CONVERTER-FED DRIVE. 
The circuit arrangement of a conventional phase-controlled converter is shown in Fig. 2.1. 
Switches SI and S3 are turned-on during the positive half-cycle of the supply voltage and 
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switches S2 and S4 during the negative half-cycle, with load voltage control achieved by 
varying the firing delay angle a of the switches. 
Table 2.4: 
PARAMETER SYMBOL DEFINITION 
Average converter output Vdc 2V cosa 
voltage. m 
RMS load voltage. VORMS VM 
V-2 
Load voltage form-factor. FF, 
2 vF2-c osa 
Total RMS ripple voltage. V"ac 
VM 8COS2a 
V-2 2 
Load voltage ripple factor. RF, 
7C 2 
2 8 COS a 
Second-harmonic voltage. Vo2 2V - - - ' T V! 0- 6c o E 2a 3 7t 
It is assumed that the armature circuit has a large smoothing inductance, such that the 
armature current is continuous and ripple-free. The circuit waveforms are shown in Figs. 
2.2(a) to (d) for a firing delay angle a. 
2.2.1 CONVERTER LOAD-SIDE PERFORMANCE PARAMETERS. 
With reference to Table 2.1, the load-side converter performance parameters are obtained 
as given in Table 2.4. 
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2.2.2 SUPPLY-SIDE PERFORMANCE PARAMETERS. 
The supply current is(wt) may be represented by the Fourier series of eqn. (2.1), with the 
DC component being zero since the current waveform is symmetrical. Similarly, even 
harmonics are also absent. With reference to Table 2.2, the supply-side performance 
parameters for a phase-controlled converter drive are given in Table 2.5. 
Table 2.5: 
PARAMETER SYMBOL DEFINITION 
RMS fundamental supply 11 - 
current. 2 vf2 -Tadc 
7E 
Total RMS supply current. I Iadc 
Supply current harmonic HF, s 
factor. -Th 
Fundamental displacement DF 
factor. Cosa 
Supply power factor. PF - 2 -vf 2 Cosa 71 
Fourier coefficients. kj, b,,, 4'adc 
sin(na) anI 
n7r 
Cos (na) bni"ý 
I -- 
nn 
II 
2.3 SEQUENCE-CONTROLLED FULL-CONVERTER DRIVE. 
The circuit arrangement for a sequence-controlled converter is similar to that of Fig. 2.1. 
During sequence-control, the lower two converter switches are turned-on for a complete 
half-cycle of the supply voltage, with switch S3 on during the positive half-cycle and S4 
during the negative half-cycle. Load voltage control is achieved by varying the firing delay 
angle of the upper-half converter switches. 
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A free-wheeling path for the load current is available during both rectifier and inverter 
operation, whenever the supply voltage becomes negative. If the load current is continuous, 
the free-wheeling current continues to flow until the next switch in the upper-half of the 
converter is turned-on, to connect the load to the supply. During free-wheeling action, the 
load is disconnected from the supply. 
Providing an alternative path for the current during part of the half-cycle helps to improve 
the supply power factor. The circuit waveforms are given in Figs. 2.3(a) to (d) for a firing 
delay angle cc. 
2.3.1 LOAD-SIDE PERFORMANCE PARAMETERS. 
The load-side performance parameters for a sequence-controlled converter drive are given 
in Table 2.6. 
Table 2.6: 
PARAMETER SYMBOL DEFINITION 
Average converter Vdc 
output voltage. 
VM 
1 +Cos a] 7C 
RMS converter VORMS 
output voltage. VM 7c-a + sin2a 2 ir 
Load voltage form- FFv 
factor. sin2a 7C [ (71 -a) +- 2 
1+cosa 
Total RMS VI 
ac harmonic voltage. 7c-a sin2a 
(1-COSCI) 2 
V-+ 
71 2a 7C 2 
Load voltage ripple RFv 
factor. 
TU I (TE -a) + 
sin2a 
2 
1 +C0S2jX 
Second-harmonic Vo2 VM 
voltage. ý5+12cosa-6cos2a-4cos3a 3 Tc 
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2.3.2 SUPPLY-SIDE PERFORMANCE PARAMETERS. 
With reference to Table 2.2, the supply-side performance parameters for a sequence- 
controlled converter drive are obtained as given in Table 2.7. 
Table 2.7: 
PARAMETER SYMBOL DEFINITION 
RMS fundamental supply 11 - 
current. 
2V 2a ladcCOS ( ) - 2 
Total RMS supply current. I 
a 'ad 
7-E 
Supply current harmonic 11[Fjs 
factor. 7r Or -a) 
8COS2 (a 
2 
Fundamental displacement DF 
factor. Cos (-! ý) 2 
Supply power factor. PF 
8 
COS2 a - 71 (TE -a) 2 
Fourier coefficients. kj, bn1 21ad 
sin (na) anI =- 
n7r 
bnl _2 
ladc 
[1+cos (na)] 
I I I n7r 
All in all, significant improvements in drive performance are obtained by employing 
sequence-control rather than conventional phase-control. However, as previously 
mentioned, the best results are when sequence-control is applied to series connected single- 
phase converters, but this represents a more expensive system. 
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2.4 SINUSOIDAL PWM-CONTROLLED CONVERTER-FED DRIVE. 
PWM-control strategies provide active control of the supply power factor [10], as opposed 
to the passive methods used with phase-control. By increasing the number of pulses per 
half-cycle of the supply voltage waveform, it becomes possible to increase the order of the 
most significant harmonic in the supply current. Sinusoidal PWM-control is one of the 
many strategies able to achieve this objective. It is also by far the most desirable natural 
PWM strategy, since it improves the AC supply current waveform and reduces the 
harmonic components [8]. The switching strategy possesses quarter-wave symmetry, and 
the odd voltage harmonics are eliminated from the load voltage. In addition, sinusoidal 
PWM-control eliminates and/or reduces some of the low-order load voltage harmonics. 
However, the second-harmonic voltage is always present in single-phase converters, and 
its magnitude is comparable to that of the average load voltage. In sinusoidal PWM-control 
therefore, the magnitude of the second-harmonic voltage depends on the modulation index, 
unlike conventional phase-control where it is almost constant and comparable to the RMS 
supply voltage. The load voltage harmonic content, as well as the total supply current 
harmonic content, increases significantly, but only simple harmonic filters are necessary. 
With natural sinusoidal PWM-control, the gate signals to the upper-half of the converter 
switches are obtained by comparing a triangular carrier signal with a rectified sinusoidal 
modulating signal, with the unrectified waveform being in phase with the supply voltage 
waveform [I I]. The widths of the load voltage pulses, and hence the magnitude of the 
average load voltage, may be controlled by varying the amplitude of the modulating signal, 
or the modulation index [9,11 ]. 
am= amplitude of modulating signal _ amplitude of triangular carrier signal 
Esp 
Ep 
tr 
A hardware implementation of this switching strategy is analogue in nature. 
The circuit arrangement for a sinusoidal PWM-controlled single-phase converter drive is 
similar to that of Fig. 2.1 except that the upper-half converter switches used in the actual 
circuit implementation are different. Circuit waveforms are shown in Figs. 2.4(a) to (f). A 
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detailed analysis of the supply current and load voltage harmonics is given in Appendix-A 
and only the final results are presented here. 
2.4.1 CONVERTER LOAD-SIDE PERFORMANCE PARAMETERS. 
With reference to the basic definitions given in Table 2.3, the load-side performance 
parameters for a natural sinusoidal PWM-controlled converter drive are given in Table 2.8 
for a PWM waveform having p-pulses per supply voltage half-cycle. 
Table 2.8 
PARAMETER SYM130L DEFINITION 
Average converter output voltage. Vdc V 
MEP, [Cosa, -COSVI k= 1 7C 
RMS converter output voltage. VORMS V 
In F111 (Pk-ak) 
r- , ,V2 
Second-harmonic armature voltage. Vo2 V cos3a -cos3V k Mý 
k= 13 7r 
_C0Sak+C0SPk3 
2.4.2 SUPPLY-SIDE PERFORMANCE PARAMETERS. 
If instantaneous commutation of current and negligible speed ripple are assumed, the DC 
component of the supply current is zero. Also, due to symmetry of the supply current 
waveform, even supply current harmonics are absent. Using the definitions given in Table 
2.2, the supply-side performance parameters for a natural sinusoidal PWM-controlled 
converter drive are given in Table 2.9. 
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Table 2.9: 
PARAMETER SYMBOL DEFINITION 
RMS fundamental I, 
supply current. Vf2 -radc [CoSak-COSPk3 
Total RMS supply I 
current. 
It k 
-ak) ladcý (Pk 
Fourier ank) bnI anI=0 for all n. 
coefficients. 
bý P= [cos (na -cos (nPk) I nI 
P 
k) 
Ek 
n Tu 
2.5 COMPARISON OF PERFORMANCE PARAMETERS OF THE VARIOUS 
DRIVES. 
This section compares the performance of the various drives considered in this chapter. 
2.5.1 AVERAGE CONVERTER OUTPUT VOLTAGE. 
For a natural sinusoidal PWM-controlled converter drive, the variation of the average 
output voltageVd, between zero and maximum value is linear, whereas it varies as a 
function of cos(x for a phase-controlled drive and of (I+cos((x)) with sequence-control. 
2.5.2 RMS CONVERTER OUTPUT VOLTAGE. 
The RMS output voltage VoRms is constant for a phase-controlled converter drive, but 
increases with increasing average output voltage for both sequence-controlled and natural 
sinusoidal PWM-controlled drives. 
2.5.3 SECOND-HARMONIC OUTPUT VOLTAGE. 
The second-harmonic output voltageVo2varies by direct proportion with the average output 
voltage with natural sinusoidal PWM-control, and in fact the two are nearly equal in 
magnitude. With sequence-control, the second-harmonic output voltage varies in both 
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magnitude and polarity with the firing delay angle (x, the variation in magnitude being non- 
linear. With phase-control, the second-harmonic output voltage decreases with increasing 
average output voltage, the maximum magnitude being twice the minimum value. 
2.5.4 FUNDAMENTAL DISPLACEMENT FACTOR. 
Natural sinusoidal PWM-control yields a fundamental displacement factor of unity. With 
sequence-control it is cos(uJ2) and for phase-control cosa. If a harmonic filter to remove 
higher-order harmonics is used, natural sinusoidal PWM-control ideally gives a power 
supply factor of unity, while both sequence-control and phase-control have a distortion 
factor of less than unity due to the presence of the low-order supply current harmonics 
which makes the supply power factor less than the fundamental displacement factor. 
2.5.5 RMS FUNDAMENTAL AND TOTAL RMS SUPPLY CURRENT. 
The total RMS supply current equals the average armature current while the RMS 
fundamental supply current is approximately 90% of the average armature current for a 
phase-controlled drive. With sequence-control, the RMS total supply current is directly 
proportional to the average armature current and varies with the firing delay angle oc, while 
the RMS fundamental supply current is directly proportional to the product of the average 
armature current and the fundamental displacement factor cos(uJ2). With natural sinusoidal 
PWM-control, the total RMS supply current is directly proportional to the average armature 
current and to a function of the summation of the difference between turn-off and turn-on 
angles (Okand akrespectively). It is evident that, for a given motor load, a drive employing 
phase-control draws the largest RMS fundamental and total RMS supply current as 
compared to both sequence-control and natural sinusoidal. PWM-control. 
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Fig. 2.1 Phase-controlled converter-fed drive. 
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(c) load current. 
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Fig. 2.2 Phase -controlled drive circuit waveforms. 
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(b) load voltage. 
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Fig. 2.3 Sequence-controlled drive circuit waveforms. 
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(d) load current. 
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(f) switching pattern. 
Fig. 2.4 Natural sinusoidal PWM-controlled converter circuit waveforms. 
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CHAPTER THREE 
THEORETICAL ANALYSIS OF CONVENTIONAL 4-QUADRANT CONVERTER 
DRIVES. 
A controlled AC-DC converter is capable of providing a continuously controllable DC 
voltage of either polarity at its load terminals. However, since the current can flow in only 
one direction through the semiconductor switches, it offers only two-quadrant operation. 
Four-quadrant operation needs both polarities of voltage and current at the load terminals, 
and a combination of two two-quadrant converters with their outputs connected in anti- 
parallel (i. e. a dual-converter) constitutes such a system [4,14-17], provided that an 
appropriate converter control scheme is adopted. 
For correct operation in all four-quadrants, the converters must be controlled such that 
when either operates as a rectifier with a given average output voltage, the other operates 
as an inverter with the same output voltage. Positive current flows through the converter 
operating as a rectifier and negative current through the converter operating as an inverter. 
A DC drive supplied from a controlled AC-DC converter tends to have discontinuous 
armature current at low speed and/or light load. If a four-quadrant converter is available, 
the armature current has a path through which it can reverse, rather than being 
discontinuous. This reduces the speed regulation, current and speed ripple, as well as 
improving the system transient response. A four-quadrant converter permits reverse motor 
operation by reversing the polarity of the armature voltage, as opposed to reversing the 
field current when a two-quadrant converter is used. It avoids the risks of commutation 
failure and system instability that are likely to occur when the field current passes through 
zero as it is reversed. Furthermore the field circuit has a large time constant, which results 
in a sluggish dynamic response when reversal of the direction of rotation is achieved using 
field control. A faster dynamic response is obtained when a four-quadrant converter drive 
is used as this offers fast torque reversal [4,17]. 
A situation is considered in chapter 7 in which the transient response of the drive is highly 
oscillatory and there is a great likelihood of armature current reversal. If a two-quadrant 
converter was used in such a situation, the system would become even more oscillatory 
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and, most likely, unstable. The advantages offered by a four-quadrant converter drive are 
therefore extremely desirable. 
This chapter considers the analysis of conventional phase-controlled and natural sinusoidal 
PWM-controlled four-quadrant converter drives. Programmed PWM-controlled four- 
quadrant drives are considered in chapter 4. 
3.1 CONVENTIONAL PHASE-CONTROLLED DUAL-CONVERTER DRIVES. 
Phase-controlled dual-converters are used extensively to provide a variable voltage for the 
speed control of DC motors, with the firing angles of the individual converters controlled 
such that their average output voltages are equal. If the average output voltage of one 
converter isVdc, and that of the other isV&2ý then it follows from Table 2.4 that 
2 V,, 
Vdclý-COS(Xl 
it 
and 
2 V,, 
-COS(X 
VdC2 -': 
n2 It 
where (x, and u2 are the firing delay angles of the two converters. 
If converter I is rectifying and converter 2 inverting, then 
Vdc 
1--Vdc2 
or 
cosocj+cos(X, 2--, ýo 
and 
(xl+cc2=1800 
To simplify control of the rectifier, it is desirable to make the output voltage a linear 
function of the control voltage. This is achieved by setting the firing delay angle equal to 
the arccosine of the control voltage, making the converter average output voltage 
proportional to the control voltage. 
It follows from eqn. (2.2) that the output ripple voltage of one converter is out of phase 
with that of the other. If the two converters are solidly connected, the instantaneous 
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difference of their output voltages produces a large circulating current that does not flow 
through the load. It is obviously important to control this current, and one way of 
achieving this is to ensure that only one converter carries the load current at any one 
given time. A second method involves limiting the circulating current by connecting an 
inductor between the load terminals of the two converters. 
Phase-controlled dual-converters fall into the categories of those operating in a non- 
circulating current mode and those operating in a circulating current mode [4,15-18]. The 
operation of both schemes are discussed below. 
3.1.1 OPERATION WITHOUT CIRCULATING CURRENT. 
Fig. 3.1 shows the circuit arrangement for an ideal dual-converter drive. When operating 
in the non-circulating current mode, only one converter carries load current at any given 
time, with the firing pulses to the second converter being inhibited. Ideal operation 
requires the current to reverse instantaneously, without giving rise to any circulating 
current. This calls for a control circuit that senses current reversal, to determine when to 
inhibit the firing pulses to the conducting converter while, at the same time, initiating 
firing pulses to the incoming converter. In practice, the dead-time in the change-over 
between one converter and the other, especially for high-power drives, has the effect of 
slowing down the dynamic response. 
A smooth transfer of current from one converter to the other demands that the average 
output voltages of the incoming and outgoing converter at the instant of current reversal 
are the same. The ease with which a control circuit to meet the above requirements may 
be implemented depends to a large extent on whether the load current is continuous or 
discontinuous. Operation with discontinuous load current poses more difficulties and is 
discussed below. 
3.1.1.1 DISCONTINUOUS LOAD CURRENT. 
A converter selection control circuit that senses the zero-current point to inhibit firing 
pulses to the outgoing converter, and to enable firing pulses to the incoming converter, 
requires that a zero-current point is followed by a current reversal, if it is to function 
properly. This condition can however only be met if the load current is continuous. If it 
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is discontinuous, it is not possible to use 
indiscriminately the zero values of the current 
waveform as the condition for switching the 
firing pulses from one converter to the other, 
as this would give rise to erratic and haphazard system operation. 
Furthermore, the 
average converter output voltage depends not only upon the firing angle, but also the 
extent of discontinuity of the load cuffent waveform [4,15,171. 
The transfer characteristic between the dual-converter average output voltage and the 
control voltage is linear if the load current is continuous, as shown in Fig. 3.2(a). When 
the converter is in discontinuous conduction, the average output voltage ceases to be 
proportional to the cosm The higher the proportion of time during which no switches are 
conducting, the more the average output voltage of the converter deviates from the voltage 
during continuous conduction. 
With a DC motor load, discontinuous current is possible at any output voltage if the 
motor load is light and the armature inductance low. The transfer characteristic in this 
case has a breakaway point centred around the back-emf of the motor, since the condition 
for zero current corresponds to the situation where the back-emf equals the average output 
voltage. 
To explain why the relationship between the average converter output voltage and the 
control voltage is no longer linear when the armature current is discontinuous, the motor 
speed and hence the back-emf are assumed to be constant. In Fig. 3.2(b), point s 
represents drive operation with continuous conduction, and hence the average output 
voltage is proportional to the cosa. At point t, the average current is discontinuous and 
the converter average output voltageVdcl is higher than the motor back-emf to keep the 
current flowing in the forward direction. More importantlyVdcl is greater than the voltage 
that would be obtained if the armature current was continuous. If the firing pulses to 
converter 1 are inhibited and those to converter 2 enabled, the average output voltageVdc2 
of the incoming converter may differ considerably from the motor back-emf. This could 
result in an unacceptable transient current which could damage both converter and motor. 
At the operating point u, the converter voltage is the same as the motor back-emf, the 
motor current is zero, and the motor coasts. The curve s't'u' represents the transfer 
characteristic for operation when there is current reversal and with a discontinuous 
armature current. 
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When the motor is fed by a converter, the expression for average voltageVd, across it and 
that supplied by the converterVdcO is 
Vdc4--Eb+raladc 
: ": Vdc0`6ýVdc 
where ra is the armature resistance and AVdc is the voltage drop in the converter. The 
back-emf F.,,, giving the average speed N, follows from 
Eb: --Vdco-(AVdc+ra, adc) 
Fig. 3.2(c) presents the converter average voltage versus average armature current 
characteristic for operation with discontinuous current, andadc'lim represents the minimum 
armature current below which conduction becomes discontinuous. For values Of Iadc in 
excessof Iadc, fiml, the curvesVdfladc, for a converter supplied at constant voltage and with 
a constant firing delay angle (x, have a negative slope because of the voltage drop AVdc' 
In the inverter mode, the necessary increase in -Vdcwhenladc rises shows that the input 
voltage of the converter must be increased in proportion to the amount of power that is 
to be injected into the AC supply. 
For values of current ladcbelow the threshold value, the converter characteristics have the 
nonlinear shape shown in Fig. 3.2(c), since the average output voltage is no longer 
proportional to the cosa. 
To achieve a smooth current transfer, a more complex control scheme is required, to 
ensure that the average converter output voltage is equal to the back-emf. In practice, 
closed-loop control of the dual-converter is used [4,15], which results in a more complex 
control circuitry. 
3.1.2 OPERATION WITH CIRCULATING CURRENT. 
To avoid the control complexities associated with a dual-converter operating in a non- 
circulating current mode with a discontinuous load current, a current-limiting inductor 
could be connected between the load terminals of the two converters, and the dual- 
converter allowed to operate in the circulating current mode [4,15]. A dual-converter 
operating in the circulating current mode is shown in Fig. 3.3. 
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Another advantage of operating with a circulating current is a faster dynamic system 
response, as there is no longer a need for a dead-time during current reversal. This also 
allows the load current to be continuous for all loads, and load current reversal is natural 
[19]. In addition to the improved response, there is a reduced load current and speed 
ripple, which improves the overall drive performance, while the transfer characteristics 
shown in Fig. 3.4 are continuous whenladc changes polarity. If a dual-converter operates 
with a circulating current, the effects of discontinuous current flow at low output voltage 
which would give curves similar to those shown in Fig. 3.2(c) are avoided. With the drive 
operating in a motoring mode at point M, (torque equal to k, (Om, ) and speed equal to 
ke(OMA a very fast transition from point M, to pointM2 is possible (same speed and 
equal and opposite torque). It is merely necessary to increase al quickly whereupon the 
operating point (Vdc, ) 
Iadc or N, TO describes the horizontal segment M, M2. 
3.2 NATURAL SINUSOIDAL PWM-CONTROLLED DUAL-CONVERTER DRIVES. 
A major disadvantage of the phase-controlled dual-converter operating in the circulating 
current mode is the need to have inductors to limit the circulating current [4,15]. These 
give rise to additional losses, and in high-power drives this form of converter becomes 
uneconomical, due to the high cost of the inductors and switches, which must be rated to 
carry the circulating current [19]. At the same time, the heavy and bulky inductors occupy 
more space. The circulating current also leads to an increased distortion and, reactive volt- 
ampere demand, and hence to a deterioration of the supply power factor. 
Since a&a2=7c for phase-controlled dual-converters, the value of the firing delay angle in 
the rectifier mode cannot fall below the minimum advance angle in the inverter mode. 
This results in a derating of the unit, making it impossible to operate at low values of 
firing delay angle (x and therefore with low reactive power absorption [17]. This further 
contributes to making this form of converter less attractive for high-power drives. 
Natural sinusoidal PWM-control strategies include equal pulse-width PWM-control, and 
sinusoidal PWM-control. A PWM-controlled dual-converter can be realised in the same 
way as a phase-controlled converter, by connecting two two-quadrant PWM-controlled 
converters in anti-parallel. It is known that, when PWM-controlled dual-converters are 
used, the instantaneous output voltage of both converters can be made coincident [19], 
unlike phase-controlled converters where the instantaneous output voltage is out of phase. 
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It is possible therefore to make a solid connection between the converters load terminals 
without causing a circulating current to flow between the converters. Consequently, PWM- 
controlled dual-converter drives retain the advantages of a phase-controlled converter drive 
with circulating current, while at the same time eliminating the flow of this current. The 
absence of a current-limiting inductor makes the converter lighter, smaller and more 
efficient. There is also an improvement in the supply power factor, due to a reduction in 
both the distortion reactive power demand and the fundamental reactive power demand. 
The former is brought about by the elimination of the circulating current while the latter 
is a result of improved fundamental displacement factor which is unity in an ideal case. 
It is also unnecessary to use the converter selection control circuit, since the same firing 
pulse pattern is applied simultaneously to both converters. 
Since PWM-control strategies allow the use of a high number of pulses per half-cycle of 
supply voltage, PWM-controlled dual-converters are able to offer the same advantages as 
the two-quadrant PWM-controlled converters discussed in chapter 2. The gating sequence 
of the switches is such that the motor current may reverse naturally through the switches 
of the other converter, during both power and free-wheeling intervals. This is achieved by 
ensuring that the same supply lines are connected across the motor terminals by both 
converters during the power interval. In addition, the arms of both converters connected 
to the same supply line must be chosen to provide a free-wheeling path during the free- 
wheeling interval. It is thus clear that a natural PWM-controlled dual-converter drive has 
a better dynamic response and overall performancr. than a phase-controlled dual-converter 
drive. A detailed comparison between the two types of drives is carried out in chapter 9. 
3.3 DERIVATION OF THE FUNCTIONS USED TO DETERMINE THE 
CONVERTER GATING SIGNALS. 
The firing delay angle oc for a phase-controlled converter follows the cosine law and for 
a given average load voltage demand 
a =cos 
7r Vdc 
2 V,, 
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3.3.1 SINUSOIDAL PWM-CONTROL STRATEGY. 
For a sinusoidal PWM-control strategy, both the firing instants ((xk), and the extinction 
instants( Pk) for the upper-half devices are determined by the intersections between a 
sinusoidal modulating waveform e, and, a triangular carrier waveform e, as shown in Fig. 
2.4(a). 
Intersections occurring on a negative slope of the triangular carrier waveform represent 
the end of a free-wheeling mode of system operation. When the load current is 
continuous, this coincides with the commencement of a power mode of system operation. 
Similarly, intersections occurring on the positive slopes of the carrier waveform represent 
the end of a power mode and they should normally coincide with the commencement of 
a free-wheeling mode of system operation. 
A general expression from which to obtain the switching angles corresponding to the 
points of intersection between the carrier waveform and the modulating waveform, over 
regions where the carrier waveform has a negative gradient, is 
f (a ) =a,, [sinak (PI) +( 
2Pak (Pk/) 
_ (2k-1.0))=O kk 7r 
k=1,2 .............. 
a. is the amplitude modulation index 
=E, P/Ep,, 
For intersections in regions where the carrier waveforin has a positive gradient the 
expression is 
1) +I 
2PPk (Clkl). 
_ -1.0) 3 =0 
(3.2) f (0k) =a,, [sin0k (OCk - TC 
(2k 
Eqns. (3.1) and (3.2) are nonlinear functionsof CCkandPk. To obtain a solution forOCk(P"k) 
andPk(OC / Ofrom eqn. (3.1) and eqn. (3.2) respectively, the Newton-Raphson method [ 12,13 ] 
may be adopted. 
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Fig. 3.1 Dual-converter drive operating without circulating current. 
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(a) Transfer characteristic for a passive load. 
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(c) Variation of load voltage with load current. 
Fig. 3.2 Dual-converter drive transfer characteristics. 
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(b) Transfer characteristic for a motor load. 
circulating current limiting choke 
Fig. 3.3 Dual-converter drive operating with circulating current. 
increasi 
Fig. 3.4 Transfer characteristics for operation with circulating current. 
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CHAPTER FOUR. 
OPTIMAL 4-QUADRANT PWM-CONTROLLED CONVERTER DRIVE. 
The performance characteristics of a converter-fed DC motor drive are affected by the 
choice of switching control strategy. Currently available PWM-control strategies can be 
broadly classified as sinusoidal PWM and pre-calculated programmed PWM, with the latter 
having several important advantages. By achieving maximum attenuation of low-order 
harmonics, with a minimum switching frequency, they are particularly suitable for the gate 
turn-off (GTO) thyristor drives [20-22] used for high-power applications. 
Selective harmonic elimination (SHE) PWM-control is one of several pre-calculated 
programmed strategies that have emerged as a viable means of power control. It provides 
the facility to adjust the load voltage, with the simultaneous attenuation and/or elimination 
of several low-order supply current harmonics, and it produces high quality supply current 
and load voltage spectra. This in turn reduces and/or minimises supply and load-side current 
ripple, and torque and speed ripple, thereby satisfying several performance criteria and 
contributing to an overall improved performance [20-21]. 
With an SHE switching strategy, converter turn-on and turn-off angles ((Xk', Pk respectively) 
are selected such that a predetermined number of low-order harmonics are eliminated from 
the supply current. To eliminate a specific number requires an equal number of pulses per 
half-cycle of the supply voltage. However, a further pulse is required if control of the 
average load voltage is also to be achieved [23]. 
As with sinusoidal-control with p-pulses per half-cycle of the supply, the most significant 
supply current harmonic is the (2p+l)th. However, unlike sinusoidal-control, SHE-control 
ideally achieves complete elimination of all low-order supply current harmonics of order 
less than that which is most significant. With sinusoidal-control, these harmonics exist but 
their magnitudes are relatively small. The degree of success of a SHE switching strategy 
for motor control depends, to a great extent, on its ability to minimise and/or eliminate both 
torque and speed ripple. Any tendency for the speed to deviate from the desired value in 
a closed-loop system leads to the initiation of action to correct this deviation and, if this 
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happens frequently and at irregular intervals, there is a great likelihood that the switching 
pattern will deviate from that which ensures the complete elimination of low-order supply 
current harmonics. 
4.1 PERFORMANCE PARAMETERS. 
The circuit arrangement for an SHE-controlled 4-quadrant drive is similar to that of Fig. 
3.1, and the associated waveforms are similar to those of Figs. 2.4(a) to (f). The theoretical 
analysis carried out for the sinusoidal converter drive is also valid for the SHE drive. 
Differences mentioned earlier between natural sinusoidal-control and programmed control 
mean that some of the expressions derived in section (2.4) of chapter 2 need to be 
modified. This section covers only those parameters that differ from those of a sinusoidal- 
controlled drive. 
4.1.1 LOAD-SIDE CONVERTER PERFORMANCE PARAMETERS. 
From the basic definition given in Table 2.8, the second-harmonic voltage expression is 
v 
V02 m 
k=l 
(COSPk-CoSak) 
7r 
This expression differs from that for natural sinusoidal-control, in that the summation 
involving cosine terms in which the argument is equal to a switching angle multiplied by 
three vanishes. This is due to the SHE strategy eliminating the third-harmonic from the 
supply current, unlike natural sinusoidal-control. 
4.1.2 SUPPLY-SIDE PERFORMANCE PARAMETERS. 
As previously mentioned, the general expressions in chapter 2 are again applicable, and it 
is only in the exact nature of the supply current harmonics that differences exist. SHE- 
control provides the total elimination of the low-order harmonics that the sinusoidal-control 
strategy will only diminish. For a given number of pulses per half-cycle of the supply, 
SHE-control results in a harmonic spectrum from which more harmonics have been 
eliminated than with sinusoidal-control. 
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4.2 EFFECTS OF LOAD-SIDE CURRENT RIPPLE ON THE SUPPLY-SIDE 
CURRENT. 
In the previous analysis a ripple-free load current was assumed. For a DC motor fed from 
a single-phase AC-DC controlled converter this is an over-simplification, since a sizeable 
ripple current often exists. The relationship between load-side and supply-side ripple current 
is investigated below. 
For a phase-controlled single-phase AC-DC converter, the load voltage consists of a DC 
component and even-order harmonics of diminishing magnitudes, with the second being the 
most prominent. The next most prominent harmonic with a PWM scheme depends on the 
strategy used, as well as the number of switch operations per half supply cycle. 
In the analysis below, it is assumed that all the strategies considered have at least eleven 
pulses per half-cycle. This means that the first significant component after the second is the 
22nd for optimal strategies, whereas with natural sinusoidal strategies, it is the 18th. 
When there is significant load-side inductance, a PWM-controlled converter delivers a load 
current containing a significant second-harmonic and probably not much else, as the 
imPendance at the higher frequencies is quite high. On the other hand, a phase-controlled 
converter drive produces even harmonics of load current in addition to the second-harmonic, 
which again contributes mostly towards the total harmonic current. For ease of analysis, 
current harmonics of order other than the second will be ignored. 
4.2.1 PWM-CONTROLLED CONVERTER DRIVES. 
The phase angle relationship between the second-harmonic component of the load current 
and the supply voltage for a PWM controlled converter is almost always constant. From 
Fig. 4.1 (b) it is evident that the load ripple current can be represented by the function 
'h(wt)=-K,, ladcsin(2wt) 
giving the instantaneous load cuffent as 
'a(Wt)=Iadc(I-K, sin(2wt)) 
(4.1) 
(4.2) 
where O<K,, <1 and expresses the load ripple current as a fraction of the DC component of 
the load current. 
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The supply current waveform of Fig. 4.1(a) no longer has a quasi-square envelope as a 
result of the load-side current harmonics. Recognising that the average supply current is 
zero, the Fourier coefficient a,,, is obtained [9] as 
a= 
laLC f Pk (1 -Kcsin (2 wt) ) cos (nwt) d (wt) nI TE k=l ak 
f Pk+" 
(1 -Ks in (2 wt) ) cos (nwt) d (wt) (4.3) k1a 
k+7r 
but 
-sin (2wtý) cos (nwt) - 
sin (n-2) wt-sin (n+2) wt (4.4) 
2 
and substituting into eqn. (4.3) gives 
-Tadc 
Ok 
(COS p 
Pk+nCOS 
(nwt) d (wt) a ý- [Eý_, f (nwt) d(wt) -E- nI k- kf 7c Olk 1 'Zk+71 
- 
P=j 
aPkK 
' [sin (n-2) wt-sin (n+2) wt] d (wt) Ek 
f, 
2 
k+ K' 
[sin (n-2) wt-sin (n+2) wt] d (wt) k=l 
fl 
k+w 2 
-Ta 01 
Pk+n 
[Eý sin (nwt) 1,, '-Ep sin (nwt) n7r k=l k=l Cgk+71 
+ tEp cos 
(n-2) wt + cos 
( (n+2) wt) ) lPk 
1, Clk 2 k=l n-2 n+2 
-I: p -cos 
(n-2) wt + cos 
(n+2)Wt I 
Pk+7C 
'Zk+7C k=l n-2 n+2 
Since sin(n(Pk+'C))=sin(nPk)COS(nic)+cos(nPk)sin(nTc) 
then for n odd, 
sin(n(Pk+'C))=-sin(nPk) 
Similarly 
cos((n-2)(Pk+7C))=-cos(n-2)Pk 
(4.5) 
(4.6) 
(4.7) 
(4.8) 
(4.9) 
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Thus from eqn. (4.6) 
aý 
ladc 
[Ep 2[sin(nPk)-sin(nCCk)3+Kcl cos 
(n-2) ak-COS (n-2) Pk, 
nI k 71 k=l n-2 
D cos 
(n+2) Pk-COS (n+2) CCk] 
] +Kc5'. " (4.10) 
Z-ik=l n+2 
where p is the number of pulses per half-cycle of supply voltage, with n odd. The 
summation involving the sine terms in eqn. (4.10) has a value of zero and hence the even 
Fourier coefficients contains cosine terms only. 
Similarly, the Fourier coefficients bnl are obtained from 
ladc Pk 
sin (nwt) d (wt) +Kcf 
Pk_ 
sin (2 wt) sin (nwt) d (wt) nI 71 
EEpk=l 
a 
fa'k 
,k 
f0k 
sin (2 wt) sin (nwt) d (wt) k=l 
k+Tr 
f ßk 
in (nwt: ) d (wt: ) 
ak +IC 
but 
-sin(2wt)sin(nwt) = 
cos (n+2) wt-cos (n-2) wt (4.12) 
2 
S ubstituting eqn. (4.12) into eqn. (4.11) and evaluating the integrals gives 
2 ladc EP -cos (nPk) (4.13) bnIý Ir [cos (noC k) mr k=l 
since the summations involving sine terms vanish. 
4.2.2 PHASE-CONTROLLED CONVERTER-FED DC MOTOR DRIVES. 
With a phase-controlled converter drive, the phase relationship between the load current 
ripple and the supply voltage is primarily dependent on the firing delay angle. In railway 
traction, and other high-power applications, voltage filters do not normally preceed the 
motor, and a large smoothing inductance in series with the armature circuit is required to 
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completely smooth the armature current. However, the parameters used for the simulations 
presented in this thesis are those of a relatively small DC motor. The ratio of average to 
total RMS armature current is therefore small and the current discontinuous, unless a very 
large external smoothing inductance is included in series with the armature. 
To illustrate how load-side current ripple affects the supply current harmonics when phase- 
control is employed, a situation is considered whereby the armature current is barely 
continuous and the firing delay angle (x does not equal zero. Under these circumstances the 
armature current waveform is fully-rectified, and lags the supply voltage waveform by an 
angle equal to the firing delay angle (x. Such a current waveform, and also that of the 
resulting supply current are shown in Figs. 4.2(b) and (c), respectively. It is evident from 
Fig. 4.2(c) that the supply current consists of a fundamental component only. With reference 
to the definition given in Table 2.1, the peak instantaneous load current is lcladJ2, rather 
than ladcwhen a ripple-free load current is considered. This gives rise to a supply current 
with a peak value equal to that of the load current. 
The magnitude of the armature current ripple, and hence the peak armature current, may 
be reduced by a larger smoothing inductance. This will in turn reduce the peak supply 
current and the reactive power demand. However, it gives rise to odd supply current 
harmonics, whose magnitudes increase as the current waveform tends towards the ideal 
square-wave case. 
4.3 SELECTIVE HARMONIC ELIMINATION CONTROL STRATEGIES. 
The analysis of section (4.2.1) shows that the load current ripple of a PWM-controlled drive 
influences the harmonic content of the supply current. The second-harmonic is the most 
significant component in the load current and, for a PWM-controlled converter, it is 
possible to ignore the other components without introducing much error. The presence of 
a second-harmonic in the load current gives rise to an infinite number of odd harmonics in 
the supply current. The analysis of section (4.2.1) shows that the magnitudes of these 
depends on the odd Fourier coefficients, with the third-harmonic being the most significant 
supply current component introduced by the second-harmonic of the load current. 
Two programmed SHE-controlled switching strategies are considered below, with both 
intended to eliminate a predetermined number of low-order supply current harmonics. The 
38 
Two programmed SHE-controlled switching strategies are considered below, with both 
intended to eliminate a predetermined number of low-order supply current harmonics. The 
first of these assumes an ideal load current and neglects ripple. The second takes into 
account the load current ripple, but assumes that this consists of a second-harmonic only. 
It is shown that, to eliminate supply current harmonics resulting from load current ripple, 
the switching function of the first strategy has to be modified but, with sinusoidal-control 
strategies, there is no inherent mechanism by which this can be achieved. 
4.3.1 IDEAL LOAD-SIDE CURRENT CONDITIONS. 
Assuming quarter-wave symmetry, a load voltage waveform with p switching angles per 
quarter-cycle of supply voltage waveform is required to eliminate (p-1) supply current 
harmonics. Since ideal load-side and supply current waveforms are assumed, only odd 
coefficients bnj exist, as is evident from Table 2.9. The task is therefore one of determining 
valuesOf (Xk andPk t0satisfy both the voltage and harmonic specifications over the entire 
range of voltage required by the drive. 
In the analysis below, elimination of the first ten odd supply current harmonics is assumed. 
This requires solving a set of eleven nonlinear transcendental simultaneous equations, as 
mentioned previously. With reference to Table 2.8, the average load voltage is 
Vm 
Vdc= ýýEk=l 
7r 
(CoSak-COSPk) (4.14) 
where k=1,2 
which may be re-arranged in a form more suited to numerical solution as 
fl (a 
I 
P) ý-Vdc+ 
VM 11 (CoSak-COSPk)ýo 
n 
Ek=l (4.15) 
To meet the supply current harmonic specification requires solution of a set of ten nonlinear 
equations, obtained by substituting the ten values of n=3,5,7 ....... 21 into the general equation 
b,,, ==fn (01 1 0) = 
21adcEll 
1 
(cosn(Xk-cosnPk)=o (4.16) 
n7i k= 
where Iadc 'S the average armature current. 
Simultaneous solution of the eleven nonlinear equations ensures that both the voltage and 
the harmonic specifications are met. 
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Eqn. (4.16) was modified to make it independent of the average load current. This had no 
effect on the solutions obtained (i-e the valuesof (lkandk), and the equations to be solved 
have the general form 
bnIý fn (a, p) =21: 11, (cosnak-cosn0k) (4.17) 
nn k= 
where n=3,5,7 ......... 21 
The Newton-Raphson method [12,13] was used to solve the nonlinear and transcendental 
equations. The choice was based mainly on the fact that the initial valuesof (XkandPkwere 
not critical, so long as they satisfied the condition 
0<(XI<P1<(X2<* 
********<D I J<Tc 
By using an iterative process, it is also possible to determine the maximum average load 
voltage available for given values of p and V.. The formulation of the mathematical model 
is considered in more detail in chapter 5. 
It has been assumed so far that the effect of overlap is negligible. However, this is only 
valid if the supply-side reactance is small and, for motor operation at low speed but high 
armature current, it is necessary to include the effects of overlap to ensure accurate results. 
4.3.2 LOAD CURRENT WITH SIGNIFICANT SECOND HARMONIC RIPPLE. 
As mentioned previously, increasing the number of switching angles per quarter-cycle of 
the supply voltage raises the order of the next most significant load voltage harmonic above 
the second. If there are at least four switching angles per quarter-cycle, the error introduced 
by assuming that the load current contains only a second-harmonic ripple is small. As 
before, the analysis below considers twenty-two switching angles per half-cycle. 
The armature current waveform of a DC motor fed from a PWM-controlled single-phase 
AC-DC converter is shown in Fig. 4.1 (b), with the supply current waveform given in Fig. 
4.1(a). It follows from eqns. (4.10) and (4.13) that the supply current harmonics will 
contain both even and odd Fourier coefficients, if the load-side current contains a second- 
harmonic ripple. 
The SHE-control strategy considered in section (4.2) is based on a switching function 
described [9] by 
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S (Wt) =En=l, Ansin (nwt) (4.18) 
"0 
which can be represented as a PWM waveform with pulses of unit height and a width 
which can be varied as necessary. The number of pulses per half-cycle, together with the 
positioning of each individual pulse, determines the number of supply current harmonics 
to be eliminated, and the widths of the pulses determines the magnitude of the-average 
output voltage. Fig. 4.3 presents such a waveform. 
Once the switching function has been defined, expressions can be obtained for the converter 
output voltage and the supply current as 
I 
V,, (wt) = V,, (wt) s (wt) 
where vo'(wt) is a full-wave rectified voltage waveform and 
ý, 
(wt) =i I (wt) s (wt) is 
where "s(Wt)=ladc(l. 0-Kcsin(2wt)) O<wt<Tc 
and 
"s(W0=-ladc(l 
. 0-Kcsin(2wt)) 7c<wt<27c (4.19) 
O<Kc<1.0 
with K,, =O corresponding to ripple-free load current. 
The supply current harmonic elimination strategy based on this type of switching function, 
requires a set of valuesof ()CkandPk that satisfy the voltage function given in Table 2.8, as 
well as the magnitudes of the Fourier coefficients obtained from eqns. (4.10) and (4.13) 
being equal to zero. From eqn. (4.10), it is evident that the even Fourier coefficients consist 
of both sine and cosine terms. This is unlike the ideal case, which contains sine terms only, 
as is evident from eqn. (A. 9). Consequently, the set of nonlinear equations to be solved to 
eliminate the low-order supply current harmonics has the general form 
22 (4.20) fn (a, P) =ý(anI+bý, ) =0 
and, consists of both even and odd Fourier coefficients, rather than 
f., ((x, p)=b,,, =O 
which consists of odd Fourier coefficients only. From eqn. (4.10) the even Fourier 
coefficient a,,, is 
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a- 
Kc-radc p 
(cos (n-2) (Xk-COS (n-2) Pk) 
nI 71 
[ Fwk= 
1 n-2 
Ep 
k=l 
cos(n+2)0k-COS(n+2)ak] 
n+2 
(4.21) 
and the odd coefficient bnl 'S 
2 la Ep (cosna, -cosnp, ) ni n7c k=l 
(4.22) 
When the computer program was modified to take into account the load current ripple, it 
was found impossible to eliminate totally the third-harmonic from the supply current by a 
switching strategy based on the switching function of eqn. (4.18). Thus an attempt was made 
to minimize rather than eliminate it, using the method of Lagrange multipliers [24-25]. 
4.3.2.1 MINIMIZATION OF THE THIRD-HARMONIC CURRENT. 
Expressions for the third-harmonic current component that take into account the load 
current ripple are obtained by substituting n=3 into eqns. (4.13) and (4.22). This gives 
b3 2 
'a 
ý;, (COS3(Xk-COS3Pk) 
13 TE k=l 
and 
a=p -COSPk) +E p 
COS5Pk-cos5ak ] (4.23) 31 EEk (COSOCk 1, TE k=l k=l 5 
The magnitude of the third-harmonic current ripple is then 
2 21 (4.24) f3 ra 
3, +b3 
The aim is to minimize the third-harmonic current, control the average output voltage and 
eliminate the next nine low-order current harmonics after the third. The functions required 
for the elimination of these harmonics are obtained by substituting n=5,7,9,..., 21 into 
eqns. (4.13) and (4.21), while eqn. (4.14) gives the function required for voltage control. 
From this set of eleven equations, the Lagrangean equation [25] is formed as 
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=f3 (a, P) -, X f, (a, P) -11 f5 (a, P) -0 f7 (a, P) ....... -Pf2l (a I P) 
where the coefficients X, ij ...... p are referred to as Lagrange multipliers. 
An extremurn value is obtained when the differential of the Lagrangean equation is zero, 
i. e: 
dL= aL dal+ aL do, + 
aL da2 ...... + aL da6 (4.25) oal ap, C)a 2 aX 6 
In order to determine the extremum values of eqn. (4.24), it is necessary to obtain the set 
of values (000 together with values of the Lagrange multipliers that satisfy eqn. (4.25), 
as well as meeting the average voltage and harmonic elimination specifications. For ease 
of analysis, the elimination of only the fifth-harmonic current was considered, when the 
Lagrangean equation simplifies to 
=f3 (a, 0) -If, (a, P) -il 
f5 (a, 0) 
The extremum value is obtained by equating the differential of the Lagrangean. equation to 
zero, 
dL= aL dal+ 
aal 
aL dßl+ aL da2 =o 
aß, aa 2 
together with 
fl(oc, p)=O 
f5(OC)P)=o 
The minimization process revealed that the set of switching angles for minimum third- 
harmonic current is independent of the load current ripple. The minimization process further 
suggested that the minimum level of the third-harmonic component in the supply current 
is that due to the load-side second-harmonic current. This appears to suggest that the SHE 
switching function adopted is not suited to eliminating supply current harmonics that are 
injected by load-side current harmonics. The minimization process is discussed in more 
detail in Appendix-B. 
It is evident that eqn. (4.23) consists of two terms, one of which is proportional to the 
average load voltage. Complete elimination of the third-harmonic component requires either 
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that the average load voltage is always zero or the Fourier coefficients are equal in 
magnitude but opposite in polarity. The first condition is obviously unsuitable, since it 
implies that the average voltage is always zero. The second condition was found to give rise 
to constraints that make it difficult to meet all the specifications for simultaneous harmonic 
elimination and voltage control. This goes further towards showing that the present 
switching strategy is incapable of eliminating supply current harmonics which result from 
load current ripple. 
When n=3,5,7 ....... 21 are substituted into eqn. (4.21), it is evident that only the odd Fourier 
coefficient a31 of the third-harmonic supply current is difficult to minimise or eliminate. In 
fact, it appears that this is the only term of significant magnitude, as all the others can be 
eliminated. 
4.3.3 MODIFIED SWITCHING FUNCTION. 
The previous SHE strategy assumed quarter-wave symmetry and ideal waveforms, which 
results in a supply current in which the pulses in the first-quarter of any given half-cycle 
of the waveform. have the same time-integral as those of the second-quarter. However, it 
is evident from Fig. 4.1(a) that, applying this kind of strategy to a drive with substantial 
load current ripple, results in a supply current waveform in which the time-integral for the 
first quarter-cycle is less than that of the second-quarter. Consequently, the fundamental 
component is not cophasal with the supply voltage. The analysis of section (4.2) shows that 
the effect of load-side current harmonics is to introduce supply current harmonics that the 
unmodified SHE switching strategy cannot eliminate. 
To ensure that the fundamental component of the supply current is cophasal with the supply 
voltage requires a different switching function, with switching angles which ensure that the 
time-integral of the supply current waveform over the first and second quarter-cycles are 
equal. In addition, it should ensure elimination of the supply current harmonics which are 
a consequence of load-side current harmonics. In other words, pulses within the interval 
O<wt<ic/2 should either be wider than those in the interval 7c/2<wt<TC, or positioned in such 
a way that they meet the above requirements. 
Fig. 4.4 presents the simulated average converter output voltage as a function of the 
switching angles for an SHE switching strategy. Fig. 4.5(a) shows the normalised output 
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voltage/sw itching angle transfer characteristics which can be thought of as representing an 
aperiodic and discontinuous carrier waveform, while the normalised average demand voltage 
represents the modulating waveform. The average output voltage of the converter may be 
altered by varying the magnitude k of the modulating signal within the range O<a, <I. O. 
The switching angles for a given average output voltage are then obtained from the 
intersections between the carrier and modulating waveforms. Figs. 4.5(b) and (c) present 
the output voltage and supply current waveforms respectively. The pulse widths of the 
supply current waveform and those of the load voltage waveform are zero when k=O and 
have a maximum width when an=1.0. 
If the desired switching function results in switching characteristics similar to those of Fig. 
4.4, it appears that the time-integral of voltage over the interval O<wt<ic/2 requires a higher 
modulating index than over the interval Tc/2<wt<n if the integrals are to be equal. This is 
also true for each half-period of the supply current waveform, resulting in a modified 
modulating signal whose average value over any half-period has to be the same as that of 
the previous half-period. This requirement ensures that the average values of both the load 
voltage and the supply current remain unchanged. 
From [9], the converter output voltage and the supply current in terms of the modified 
switching function can be expressed as 
v. (Wt)=V'. (Wt)s'(wt) (4.26) 
i,, (Wt)=i', (Wt)s'(wt) (4.27) 
where s'(wt) is the modified switching function. 
One main interest is to confirm that the harmonic spectrum of the supply current is the 
same as or close to that predicted using ideal load and supply current waveforms. In terms 
of the switching function, the supply current for an ideal load current waveforin. can be 
expressed as 
's(Wt)--"ladcS(Wt) 
where s(wt) is the switching function of eqn. (4.18). 
(4.28) 
For a positive half-cycle of the supply current, substitution of eqn. (4.19) into eqn. (4.27) 
and equating the result to eqn. (4.28) gives 
IadcS(Wt)--'ýladc( 1 
. 0-K,, sin(2wt))s'(wt) (4.29) 
and on re-arranging eqn. (4.29) 
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SI(Wt) =s 
(wt) 
1.0 -Kcsin (2 wt) 
which may be expanded to 
s'(wt)=s(wt)(I+K,, sin(2wt)+(K. sin(2wt))2 
=s(wt)(I+K, sin(2wt)+(K,, sin(2wt))2) 
which is valid for relatively small values of K,,. 
Substituting for s(wt) in eqn. (4.30) gives 
(4.30) 
(4.31) 
SI(WE) (AnS in (nwt: ) ) (l. 0 +Ks in (2 wt: ) + (Ks in (2 wt) 2) + 
+ (Ksin (2 wt) )k) 
If Kc is small, the switching function can be approximated by 
SI(Wt) AnSin (nwt) (1.0 +K,, sin (2 wt) (4.32) 
Similarly, if the modified switching function is substituted into eqn. (4.26), the converter 
output voltage is 
V,, (wt) = 
Vol (wt) sin (wt) 
1.0 -Kcsin (2 wt) 
where v'. (wt)=V. sin(wt) O<wt<lr 
=-Vmsin(wt) Tc<wt<21t 
From [91 the average value of the load voltage is 
7rm 
Epk 
=1k 
V 
Vdc = 
fak 
Using the approximation of eqn. (4.32), 
sin (wt) 
1.0 -Kcs in (2 wt) 
(wt) 
V MEpk=l fapý k sin(wt) (1.0+Ksin(2Wt))d(wt) Vdc = 
71 k 
but since 
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(4.33) 
sin (2 wt) =2 sin (wt) co s (wt) (4.34) 
VM 
p 
Ok Pksin 2 (Wt) COS (Wt) GI(Wt) Vdc=. EE=1 
fak 
sin (wt) d (wt) +2 Kcl: p 
a TC 
k=l 
fk 
substituting eqn. (4.34) into eqn. (4.33) gives 
v 
Vdc= M _COS (Wt) lPk+KcVp 2 sin 3 (Wt) I 
Pk] (4.35) 
7E 
Epk=l Clk Z---fk=l 3 CCk 
or 
v2K, 
33 Vdc= Mýý=, I (CoSak-COSPk) +-(sin (4.36) 
TE k3 
Pk-Sin (Xk) 3 
Comparing eqn. (4.36) with eqn. (4.14) reveals that an additional term is introduced into the 
average output voltage function as a result of modifying the switching strategy. 
The even Fourier coefficient anv of the load voltage is 
a ý. 
VM Pk 
sin(wt) [1-+Ksin(2wt)]cos(nwt)d(wt) nV TE 
[Epk=l 
fCC 
k 
p 
Pk + 
sin(wt) [1+Ksin(2wt)lcos(nwt)d(wt)] (4.37) k=l 
fa 
k+ Tc 
If K, =O, this function reduces to that of the unmodified switching function. It is evident that 
the effect of modifying the switching function is to introduce extra terms into the load 
voltage even Fourier coefficient. If a,, v=anvl+anV2,, where kv, andkV2represent respectively, 
the even Fourier coefficient of the load voltage function when using the unmodified 
switching function and the extra term introduced when the switching function is modified, 
the first term of the even Fourier coefficient anv, is 
v Ok Pk+ 
mp sin (wt) cos (nwt) d(wt) sin (wt) cos (nwt) d (wt) nVl 
I: 
k= 
f. 
+ 71 
1 
fak 
(Kk 
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Evaluating the integrals gives 
v Cos (1-+n) a 
an vi =m 
k-cos 
PI +II) (ak +T[) 
2 Tu 1+n 
cos (1+n) (Pk+n) -cos (I +n) 
Pk] 
k=l 1+n 
+p 
cos (i -n) ak-COS (I -n) (ak+Tu) -cos (i -n) 
Pk+COS (i -n) 
(Pk+n) 
Ek=l 
I-n 
For n even, the function simplifies to 
= 
vm[ý [cos(l+n)ak-COS(I+n) 
Pk] 
anvi k Ir k=l 1+n 
+pI 
cos (1-n) ak-COS (1-n) Pk] Ek=l 
I -n 
while for n odd, 
The extra term introduced into the even Fourier coefficient is 
a == 
KcV,, P fOk 
sin (wt) sin (2wt) cos (nwt) d(wt) n V2 
Eal 
2 7u k 
f Pk+7t 
sin (wt) sin (2 wt) cos (nwt) d (wt) k=l a k+71 
VmKc sin (n+l) wt + sin 
(n-1) wt I 
PK] 
21r n+l n-1 
ak 
-Ep 
siln (n+3) wt + sin 
(n-3) wt ]I 
Pk] 
I 
CC k k=l n+3 n-3 
The summation of sine terms equates to zero as before, and the even Fourier coefficient 
therefore remains unchanged, as in the case of the unmodified switching strategy. 
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The odd Fourier coefficient of the load voltage function is given by 
v Pk 
M[ P [sin(wt) [1+Kcsin(2wt) ] sin(nwt) I d(wt) nv 7r 
I: 
k=l 
foý 
k 
Pk+n 
(nwt) I d(wt) [sin (wt) [1+K,, sin (2wt) I sin kf 1 ak+7ý 
Again, it is evident that the effect of modifying the switching function is to introduce an 
extra term into the odd Fourier coefficient of the load voltage function. If b,, vl represents 
the odd Fourier coefficient when using the unmodified switching function and b,, V2 the extra 
term introduced by modifying the switching function, the coefficient b,, vl is given by 
k 
sin (wt) sin (nwt) d (wt: ) nVl 
V 
Epk=l 0 fa'k 
Ok 71 
sin (wt) sin (nwt) d (wt) k=l 
f 
Olk+71 
v sin [ (1-n) a +7[)] -sin (1-n) a mpk 
27c 
Ek=l 
1-n 
+Eý I 
sin (i -n) 
Pk-Sin [ (i -n) 
(Pk+TC) 
k=l I-n 
Ep 
k=l 
sin (I +n) ak-Sin (i +n) (ak+TE) -sin (i +n) Pk+Sin (i +n) (Pk+7E) 
I+n 
For n even the function simplifies to 
VM sin (i -n) 
Pk-Sin (i -n) CCk 
nvl k=l 1-n 
+ -P I 
sin (1+n) ak-S in (1+n) Pk] Ek=l 
1+n 
The summation involving sine terms equates to zero and b, ýv, =O 
for all n. 
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The Fourier coefficient term bnv2 is given by 
b, 
V2 k=l cc 
[p 
OkS 
in (wt) sin (2 wt) sin (nwt) d (wt) 2 Tc 
E 
1, 
fd 
k 
Ok +71 
sin (wt) sin (2wt) sin (nwt) d(wt) k=l 
fak 
+ 71 
VK 1 3) wt mc kp , cos (n+3) wt + cos 
(n- 
2 Ti k=l n+3 n-3 
cos (n+l) wL + cos (n-1) wL 
lPk I 
CC k k=l n+l n-1 
where n is odd and n: pl-1,3 
Vm Kc [pI cos 
(n+l) ak-COS (n+l) Pk+cos (n-1) CCk-COS (n-1) Pk] 
2 Tu 
Ek=l 
n+l n-1 
cos (n+3) Pk-COS (n+3) oCk 
+ 
cos (n-3) Pk-COS (n-3) ak 
k=l n+3 n-3 
It follows from the expression for bnV2 that the magnitude of the additional second- 
harmonic voltage is dependent on K, This component gives rise to a current component 
in the armature circuit with a magnitude much smaller than that due to the even Fourier 
coefficient of the second-harmonic voltage. All the same, a corresponding current will flow 
in the supply lines, although this again will be relatively small. It might be necessary 
therefore to determine an optimum value of smoothing inductance for a given value of Kc. 
Eqn. (4.29) suggests that the modified switching function will eliminate the supply current 
harmonics introduced by the load current ripple, in addition to those eliminated by the 
unmodified SHE switching strategy. The main difference between the modified SHE 
switching strategy and the previous SHE strategy is that the present strategy seeks to 
generate supply current harmonics equal in magnitude but opposite in polarity to those 
induced by the second-harmonic load-side current. The net effect will be the cancellation 
of the unwanted harmonics. It should also ensure that the displacement factor of the 
fundamental component of the current is unity. Unlike the first strategy, which assumed 
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quarter-wave symmetry, the present strategy assumes half-wave symmetry. It also assumes 
that undesirable voltage harmonics are not generated at the converter load terminals, due 
to a lack of quarter-wave symmetry. 
4.4 CONVERTER VOLTAGE GAIN. 
This is a measure of the utilization of the secondary voltage of the supply transformer. The 
converter output voltage should be as high as possible if the size of the supply transformer 
is to be kept to a minimum. For a converter with a low voltage gain, a secondary voltage 
whose magnitude is large in comparison with the average output voltage is required. A 
large supply voltage magnitude means a higher voltage rating for the converter switches 
and hence increased capital cost. 
Taking the maximum average output voltage of a phase-controlled converter to be lp. u., 
the maximum output voltage of an SHE-controlled converter with eleven pulses per half 
supply cycle is 0.8p. u. The voltage of an SHE-controlled converter employing the modified 
switching function is 0.74p. u when K,, =0.3 and p=1 1, indicating that a reduction in voltage 
gain results from the modification to the switching function. Fig. 4.6 presents the simulated 
converter output voltage/switching angle characteristics for both conventional and optimal 
SHE switching strategies. The characteristics shown in solid lines are those for the 
conventional SHE strategy while those shown in dashed lines are those for the optimal SHE 
strategy. 
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i 
7r 
(a) SupPly current wavefonn. 
'a 
wt 
(b) Load current waveform. 7T 
Fig. 4.1 PWM-controlled converter circuit waveforms. 
wt 
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(c) Supply current waveform. 
Fig. 4.2 Phase-controlled converter circuit waveforms 
(with armature current just barely continuous). 
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(a) Supply voltage waveform. 
S(N 
Fig. 4.3 Ideal PWM switching function waveform. 
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Vdi 
(a) Variation of switching angles with average output voltage 
("carrier" and "modulating" signal waveforms). 
(b) Output voltage waveform. 
(c) Supply current waveform. 
Fig. 4.5 Converter switching function and circuit waveforn-is. 
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CHAPTER FIVE. 
MATHEMATICAL MODELLING OF 4-QUADRANT CONVERTER DRIVES. 
In this chapter, mathematical models are developed for the separately-excited DC motor, 
the single-phase AC-DC converter and the control circuit. Models are developed for four 
different drive strategies; these being phase-control, natural sinusoidal PWM-control, SHE 
PWM-control assuming ideal load-side and supply-side current conditions, and SHE 
PWM-control taking into account load-side current ripple and the resultant supply current 
waveform. distortion. 
Reduction of the RMS supply current, together with the total supply current harmonic 
content, results in smaller supply-side harmonic current filters and reduces the ratings of 
the converter switches. It is partly for these reasons that PWM-controlled converters are 
often preferred to phase-controlled converters for drive applications. One objective of this 
chapter is to show therefore that PWM-controlled converters supplying DC traction drives 
result in a better perfomance than phase-controlled converters. The performance 
parameters of chapter 2 are used to evaluate the drive performance. 
Initially, equations for the separately-excited motor are defined in a form suitable for 
numerical solution, after which models for the various converter switching schemes are 
considered. Finally, the combined converter-motor systems are considered. 
5.1 SEPARATELY-EXCITED DC MOTOR EQUATIONS. 
Fig. 5.1 shows the equivalent circuit for a separately-excited DC motor, with the symbols 
as defined in the list of symbols at the beginning of the thesis. 
5.1.1 ARMATURE CIRCUIT EQUATIONS. 
Assuming that there is no magnetic coupling between the field and the armature circuits, 
Kirchhoff s Voltage Law applied to the armature circuit of Fig. 5.1 gives 
Va=rala+La _ý 
L'a 
+ eb +2 Vb, d t: 
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If G(if) relates the generated voltage per unit field current to the motor speed, eqn. (5.1) 
may be re-written as 
Va='-a'a+La 
d'a 
+G (if) ifw,,, +2 Vb, (5.2) - a-t 
or, when the field current has attained its steady-state value, 
va=raia+La 
la 
+G (If) lfw +2 V dt b, 
(5.3) 
The direct-axis flux of is proportional to the field current If so the armature voltage 
equation may be further re-written 
Val--ra'a+La 
dia 
+K. 4ýf W,, +2 Vb, (5.4) dt 
5.1.2 ELECTRODYNAMIC EQUATIONS. 
The electrodynamic torque te developed at the air-gap has to balance the mechanical 
acceleration torque, the friction torque, the applied load torque and any loss torque 
components. The electromagnetic torque developed is 
te=G(i. f) -'. f'a 
(5.5) 
Assuming steady-state field current 
te=G (If) Ifia (5.6) 
or, alternatively, in terms of the direct-axis flux 
t =Ký (5.7) e 
'4). 
fi a 
The torque balance equation is 
t 
dwm 
+Bw +t (5.8) e dt mL 
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5.1.3 FIELD CIRCUIT EQUATIONS. 
Applying Kirchhoff s Voltage Law to the field circuit 
Vf ý-Ifi f +L 
f 
f -dt 
and for steady-state field current 
Vf =rfif 
5.1.4 FIELD CURRENT CONTROL: FIELD BOOST. 
(5.9) 
(5.10) 
Eqn. (5.5) shows that the electromagnetic torque is proportional to the product of both the 
armature and field currents. It is therefore possible to increase the torque available during 
acceleration and deceleration periods by boosting the field current, but reducing it to its 
rated value as the motor approaches its steady-state speed. The instant at which the field 
current is reduced is chosen so as to minin-iise the transient period. 
When field control is employed, the field current can no longer be considered constant 
and the instantaneous value has to be used. As a result, the simplified functions of 
eqns. (5.4), (5.7), and (5.10) have to be replaced by eqns. (5.2), (5.5), and (5.9) 
respectively. Field control gives rise to nonlinear motor equations, due to the product 
terms 'fa and G'(if)w,,,. 
DC motors usually operate with their magnetic circuit saturated and it is advisable to 
ensure that the machine is not driven too far into saturation for long periods of time 
during field boost, as this is likely to give rise to increased iron and copper losses. Fig. 
5.2 presents the magnetisation-characteristic of the experimental machine, which may be 
defined by piecewise linearisation for modelling purposes, with three zones defined as 
0! ýif<90rnA 
G"(if)=(30+8.944if)* 10-3 
90mA! ýif<150niA 
G'(if)=(340+5.417if)* 10-3 
and if>- 1 50mA 
G"(if)=(815+2.304if)* 10-3 
where G'(if) is the torque per unit armature current. 
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At the rated field current of 130mA, G'(if)=K, =1.044 Nm/A, and an increase in field 
current to 160mA (a 23% increase) gives rise to a 13.4% increase in G'(if) while a 50% 
increase in the field current results in a 22% increase in G'(if). 
To simplify the analysis, a linearised model was used and the following variables were 
defined as the sum of a DC and an AC term: 
Va=VaO+AVa eb=Eb+Aeb 
te=Te+Ate WM=WMO+AWM 
if=lý+Aif 'a=IaO+I&ia 
tL=TLO+AtL G"(if)=G"O(if)+AG"(if) 
The back-emf of the motor could also be expressed as 
ebl-GI (if) wm 
which, in terms of the linearised variables becomes 
Eb+Aeb=G'ow,, O+G'oAw. +AG'w. 0 
From eqn. (5.2), the resulting voltage expression is 
Vao+Avaýý (-ra+La d) (lao+Ala + (Golwmo+GoIA Wm+A G lwmo) +2Vb. dt 
from which the small signal term is 
AV = (r +L 
d) Aia+GOIAW,, +AG'Wmo aaa dt 
and on re-arranging 
A'a = 
Av,, - (GO'Aw,, +AG'w,, O) 
ra+L 
d 
a dt 
which suggests that the armature current will vary as a result of either a change in the 
applied voltage, a speed change or a variation in the voltage/torque function. 
For the electromagnetic torque, 
TeO+A te= (Go +A Gl) (lao+A 'a) 
/i +AGIlao Gý la o+ G6A a 
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d 
+B) (Wmo+'A Wm) + (TLO+A 'ýL) dt 
The small signal term is 
; I-T 
ao 
(J -d +B) '6k Wm +A tL dt 
If both the applied armature voltage and speed remain constant, the electromagnetic 
torque variations will depend largely on variations in the term AG'Iao. On re-arranging and 
substituting for Ate in the above equation 
AW 
[GolAia+AG'la,, ] -A tL) 
m (i d +B) dt 
which confirms that the speed will increase with electromagnetic torque and decrease with 
load torque. For the field circuit 
Vfo+A Vf = (rf +Lf 
d) (-Tfo+Aif) 
dt 
The small signal term is 
Vf =rfä-if +L f f dt 
which may be re-arranged as 
A Vf 
rf +f -jt- 
In chapter 7, the effect of field boost on electromagnetic torque and the dynamic response 
of the system during acceleration or deceleration are both investigated , using SIMBOL2 
and a digital computer model based on the linearised machine equations. 
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5.2 GENERAL ANALYSIS OF THE CONVERTER-MOTOR DRIVE SYSTEM: 
MATHEMATICAL MODEL. 
Expressions for the switching functions were derived in chapter 3 for phase-controlled 
and natural sinusoidal PWM-controlled converters, and in chapter 4 for SHE PWM- 
controlled converters. A mathematical model of a converter involves solving for the 
switching angles using these nonlinear functions. For both phase-controlled and natural 
sinusoidal PWM-controlled converters, the model is implemented using an on-line 
solution, while in the case of SHE PWM-control an off-line solution to obtain the 
switching angles is used, and the model is implemented by storing the pre-calculated 
switching angles in a look-up table. 
For the phase-controlled converter, the firing delay angle (x is obtained by solving the 
expression 
a=cos-i 
7[ Vdc 
2 V,, 
To implement a mathematical model for a natural sinusoidal PWM-controlled converter, 
requires substituting p=11 into eqns. (3.1) and (3.2) and solving for (Xk and Pk at a 
specified average load voltage. Application of Newton-Raphson method [12-13] to 
eqns. (3.1) and (3.2) gives the general expressions from which ak andPkare obtained as 
-f 
(CCki) 
ak(i+l) =oCki- af (jX 
ki) 
18CCk 
'F(Pki) 
ýPki- (5.12) 
(3 "ý7 (P ki) 
/ (3P k 
where ()Ck(i+, ) andPk(i+, ) are the approximations to eck andPk at the (i+l)th 
iterative step. 
Eqns. (5.1 1) and (5.12) form the basis of a digital computer model for a natural sinusoidal 
PWM-controlled converter (in hardware it is implemented as an analog system). These 
equations were incorporated in a Fortran-77 program subroutine, that carried out the 
iterative process required to determine the converter's switching angles. The iterative 
process is repeated until a pre-determined degree of accuracy is achieved. Newton- 
Raphson method was preferred over others because it converges rapidly, thus reducing 
computation time. 
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The Newton-Raphson method was again employed to determine the switching angles 
required to implement a model for the SHE PWM-controlled converters. It was applied 
to the set of eleven nonlinear equations comprising the function f, (CC,, D,, CC2, - (X6) that is 
eqn. (4.15) and the set of ten equations 
f3((X11P1A2, 
).. 
A6)"": O, f5(CC1, P1, CC2, 
-", 
(X6)--': O, 
...... and 
f2l((XI'019()ý2- 
... (X6)=O obtained when values of n=3,5,7,9 ...... 21 are substituted into 
eqn. (4.17) in the case of the unmodified switching function. When considering the SHE 
PWM-control strategy employing the modified switching function, eqn. (4.15) is replaced 
with eqn. (4.34), with everything else remaining unchanged. 
The functions obtained above are both continuous and differentiable, over any half-cycle 
interval of the supply voltage waveform, and it is thus possible to expand them as a 
Taylor series. Consider the function 
fl ((X 
Iý0 19 OC2 9, -9 (X6) ý'-o (5.13) 
and let 
(()Cli, P 
I OCC20- ** 
A6) represent the ith approximation to the set of switching angles 
(al 
9PI 
A2, 
'.. -()C6). The functionfl (()CI0+l)l'Pl(i+1)9(X2(i+1)9- ** ") (x6(i+l)) can be expressed in terms of 
the function of eqn. (5.13) and its derivatives, at ((X I jqP I 0, (X-2il, - -- CC6) as 
fl (ak(i+l) 
f 
Pk(i+l) ) =fl (aki I 
Pki) 
afl (Oýk'll Pki) 
ap, aa2 
(i+, ) -alil 
I a2 (i+l) -a2i ] +. .. 
(5.14) 
A similar expansion can be applied to the other ten functions. Suppose now that the set 
of switching angles obtained at the (i+l)th iterative step is very close to the actual roots 
((XI3,013, Cý29, 
... 
Ad, so that the left-hand side of eqn. (5.14) is almost equal to zero. Further 
assume that the ith approximation of the switching angles (()Cki, Pki) is very close to the 
(i+I)th approximation((Xk(i+l), Pk(i+l)), So that the remaining terms of the Taylor series may 
be omitted. The simplified form of eqn. (5.14) and the other ten functions is given by an 
expression of the general form 
3fn 
+ 
afn 
=0 (5.15) fn (aki I Pki) +( (3a 
where n= 1,3,5,7 ........ 21 
For simplicity let 
(l )k-akI 
(3fl ("kif Pki) 
acc 1 
c1f, (aki I Pki) 
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Pk(i+ 
I)- 
Pki"": Vki 
so that the (i+l)th approximation can be obtained from the ith as 
()Ck 0+I )-:: ()Ck i +'ýý (4 i 
Pk(i+l)-"': Pki+APki 
where k= 1,2,3 p 
with p being the number of pulses per half-cycle of the supply voltage waveform. 
The task now is to find the values of Aaki and AN for each iterative step. To do this, 
AOCkj and AN are substituted into eqn. (5.14) and, on re-arranging, simultaneous equations 
of the general form 
afn 
a +ý 
afn 
A (5.16) fn ki ki) =: 
Epk= 
1 ''A ki k=l 
Pki 
aC& 
k 'aPk 
' 
are obtained, with the partial derivatives being evaluated at ýIkj andpki. These resulting 
simultaneous equations may be solved for A(xki and Apki using determinants, provided that 
the determinant of the coefficients does not vanish. That is, 
, Tacobian=l 
af, af, afl. 
äa--, -äß 
1*'' 
iffix 6 
(3 f3 
(3al '"« 
8f2l af2l 
aal aa6 
o: 
What is required, therefore, is that the Jacobian does not vanish at anyoýki,, 
Oki during the 
iterative process. If the Jacobian is not zero, A(xli can be obtained from 
-fl ((4ki I 
Pki) 
Aali=ý 
-f3 (OCki, ' 
Pki) 
-f2l (OCki I 
Pki) 
afl 
af3 
Of2l 
aa6 
Jacobian 
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and Apli from 
A Pli =- 
af, 
aal f, 
(aki Pki) 
(3 f3 
f3 (OCki Pki) 
(3a 1 
af2l 
f2l (olki 
I 
Oki) 
aal 
af2l 
C)a6 
Jacobian 
A similar analysis can be used to evaluate the changes AOCkj and AN for the remaining 
switching angles at the ith iterative step. The iterative process is repeated until the 
solution converges to a predetermined degree of accuracy. Switching angles were 
calculated for average load voltages in the range between zero and 170V in steps of 5 V. 
These were stored in look-up tables, to form the basis for implementing the SHE PWM- 
controlled converter mathematical model. Linear interpolation was used to calculate 
switching angles that fall in-between the stored values, and this was found to yield results 
of acceptable accuracy. A flow-chart for the iterative process used to calculate the 
switching angles is shown in Fig. 5.3. 
5.2.1 MATHEMATICAL MODEL OF SPEED CONTROLLER. 
The two models considered in this thesis are for a conventional PID-controller and a 
pseudo-derivative feedback controller. The pseudo-derivative feedback controller is a 
three-term controller, like the PID-controller, but unlike the latter, it has the proportional 
and derivative terms placed in a feedback loop with only the integral term in the forward 
path. The detailed design process required to obtain the controller gains is given in 
chapter 7, and here the only concern is with developing a mathematical model for the 
controller. 
The proportional term is implemented by a constant gain, while the derivative term is 
implemented as an approximation using the backward-difference rule [26], giving 
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cle ( t: ) -K ci t: D 
where integer k= 1,2,3,..., 
h=simulation step-length. 
w (kh) -w,, [ (k-1) hl m 
h 
w,,, (kh)=Iatest value of angular speed. 
w,,, [(k-I)h]=angular speed at the last simulation step. 
The integral term is implemented using trapezoidal integration [26], giving 
KIf e (t) dt=Ku (kh) 
(5.17) 
=K_, (u [ (k-1) hl +h (w,,, (kh) +w (5.18) 2 ,, 
[ (k-1) hl )) 
Eqns. (5.17) and (5.18), together with the proportional term, form the basis of the model 
for the three-term speed controller. 
5.3 COMBINED CONVERTER-MOTOR SYSTEM. 
Mathematical models for the various drive systems were implemented to evaluate and 
compare the drive performances. The nonlinear and transcendental equations for the 
system were solved using a 4th-order Runge-Kutta technique. Starting with a given set 
of initial conditions of motor speed w., armature current i, supply current i, and 
capacitor voltage vc., (the group snubber capacitor voltage), new values are evaluated at 
every simulation step. For given values of speed and load torque, the process is repeated 
until steady-state conditions are attained, or until a specified period of time has elapsed. 
There are four possible modes in which a PWM-controlled drive system can operate, 
which will be referred to as the power, the free-wheeling, the coasting, and the 
regeneration modes. In the case of a phase-controlled drive, the free-wheeling mode is 
not possible, thus leaving only three possible modes of operation. The governing 
equations for the four modes are derived below, assuming instantaneous commutation. 
Later, the commutation process is taken into account in the system. 
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5.3.1 THE POWER MODE. 
The drive system operates in the power mode if the armature circuit is connected to the 
power supply through a pair of switches, one in the upper-half and one in the lower-half 
of the converter. 
Fig. 5.4 shows the motor connected to the power supply through switches SII and S3 1. 
The voltage applied to the motor armature is equal to the instantaneous supply voltage 
less the forward voltage drop Vfd across the switches and any other voltage drops in the 
supply system. Applying Kirchhoff s Voltage Law to the loop formed by the supply and 
the overvoltage snubber circuit, gives 
V,,, sin (wt) =L., 
1s (5.19) -j F+ Vc, + -r o v-1 s- -r ovl a 
on re-arranging in a form suitable for numerical solution 
dis 
_ 
rov, 
a- -ýOvis- 
vco, 
+ 
V,, s in (wt) (5.20) 
dt Ls Ls Ls Ls 
The relationship between the capacitor voltage and current is 
dvc. 
v 1a+I-, (5.21) 
COV COV 
The second current loop, comprising the overvoltage snubber circuit and the motor 
armature circuit and assuming a brush voltage dropVbr, gives 
V=(. r +L 
'a 
+Kewm--roi s+2 
(2 Vfd+ Vbr) 
CIV a+-rov) 
'a 
a dt 
which may be re-arranged as 
+ 
dia- (ra+rov) K, 
w+ 
rov vc., 2(2 Vf d+ Vbr) (5.22) 
d t7 La -'a- La La La La 
The mechanical equation of motion is 
K= LT 
dw,, 
+Bw +t e'a -, ýi-t m 
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which may be re-arranged as 
dw,, Ke 
,B tL 
Ta_w 
(5.23) 
Tm 
Eqns (5.20), (5.21), (5.22) and (5.23) may be assembled in the matrix form 
a 
dt: 
ra+rov Ke rov 1 
L L L L -2 
(2 Vfd+ Vbd' 
dw 
a a a a 
Ke B 1. a 
La 
dt: 00 WM t: L 
d-i 
s rov 0 rov s v sin (wt) ci t: Ls Ls Ls 
Lvc-, d 
 
L CIVC 1 1 s .v 0 0 d t: COV COV 0 
During the negative half-cycle, devices S21 and S41 conduct during the power mode and 
the system equations are 
d-' 
a. - 
(ra+-ro, ) Ke -rov 
dt: La La La La 
dw K 
eB 
dt: 
00 
d-i 
s _rov 0 rov du Ls Ls Ls 
dvc., 1- 010 
clt COV COV 
2 (2Vfd+Vbr)' 
'a . 
La 
WM 
tL 
is 
V. s in (wt) 
VCIV. Ls 
0 
Which may be solved using numerical integration to provide a step-by-step solution for 
the armature current 'a, supply current i., motor speed w.. and capacitor voltage vc.,. 
5.3.2 FREE-WHEELING MODE. 
This mode of operation is only applicable to PWM-controlled drives. A converter-fed 
drive operates in a free-wheeling mode if the converter switches are gated to provide a 
free-wheeling path for the armature current. Unlike the power mode however, there is no 
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change in circuit topology for operation during either the positive or negative half-cycles. 
It is therefore possible to treat the two cases together. 
A free-wheeling mode that coincides with a positive half-cycle of supply voltage, and 
with the motor rotating in the forward direction, requires switches S21 and S31 of 
converter I to be gated on, while switches S 11 and S41 of the same converter are off, 
effectively short-circuiting the armature circuit as shown in Fig. 5.5. 
During a free-wheeling mode of operation, there are two independent current loops; the 
first comprising the supply and overvoltage snubber circuit, and the second the short- 
circuited armature circuit. Applying Kirchhoff s Voltage Law to the first loop gives 
di 
V 
,, sin 
(wt) =rcoviq+vc., +Ls S dt 
on re-affanging 
dis 
__ 
r2v, 
ýlt LS s 
vc., 
+ 
V,, s in (wt) 
Ls Ls 
The relationship between the capacitor voltage and current is 
dvc, 
v _ 
is 
dt C, 
For the second current loop, 
O=raia+L 
la 
+Kew. +2 (2 Vfd+ Vbr) a dt 
which may be re-arranged as 
d-i rK a-- a_i ew 
d t: La a La m 
2 (2 Vfd + Vbr) 
La 
(5.24) 
(5.25) 
(5.26) 
The mechanical equation remains unchanged as in eqn. (5.23). Eqns. (5.23), (5.24), (5.25) 
and (5.26) may be assembled in the matrix form 
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Cl-' a -ra 
K, 
dt: La La 
dw Ke B 
dt: ii 
di 
s 
dt: 00 
dvc 
., 00 
dt: 
00 
00 
r ov 
Ls 
1 
COV 
Ls 
0 
'a 
WM 
is 
VC. 
V 
which may be solved using numerical integration. 
5.3.3 MOTOR COASTING MODE. 
-2 (2 Vfd+ Vbr) ' 
La 
t: 
L 
i 
Vsin (wt) 
L 
0 
The drive system operates in a coasting mode when the motor armature current becomes 
zero, and the converter switches cease to conduct. This mode of operation is more likely 
to occur in 2-quadrant drives, especially when phase-controlled and operating at light 
loads and/or low speeds, and is less common in 4-quadrant drives. Any discontinuity in 
the armature current will result in the drive operating in the coasting mode. 
Fig. 5.6 shows the drive operating in a coasting mode, with all the switches being off and 
no current flowing in the armature circuit. For this mode of operation the only current 
loop comprises the supply and the overvoltage snubber circuit, and eqns. (5.24) and (5.25) 
apply. The equation applicable to the armature circuit is 
Va=G'(1f)w. (5.27) 
and the mechanical equation is 
dw 
,, -_ 
B 
WM - 
tL 
dt ii 
Eqns. (5.24), (5.25) and (5.28) may be assembled in the matrix form 
(5.28) 
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d'a 
dt 
dw, 
dt 
dis 
dt 
dvc.,, 
dt 
0000 
0 
0-B00 la t 
C-T L 
-rov 
WM 
+j 00 
Ls Ls is V,,, s in (wt) 
000 
VCOIJ Ls 
0 COV 
j 
which may be solved using numerical integration. 
5.3.4 REGENERATION MODE. 
A drive can regenerate due to either armature voltage or current reversal, while it is 
operating in the power mode. Armature voltage reversal provides an effective and 
efficient method for braking mechanical loads regeneratively. If operation in this mode 
persists for a long period of time, it is possible for the motor speed to decrease to zero, 
and eventually to reverse as a result of electromagnetic torque reversal. 
Regeneration is an inherent feature of the phase-controlled converter, whereby 
instantaneous regeneration occurs at the beginning of each half-cycle of supply voltage, 
and lasts for a duration equal to the firing delay angle cc. During this period, the armature 
current maintains its previous direction of flow while the polarity of the armature voltage 
reverses. This however has the undesirable effect of reducing the supply power factor. A 
PWM-controlled drive that is operating in the regeneration mode during a positive half- 
cycle of supply voltage is shown in Fig. 5.7. When switches S21 and S41 of converter 
I are gated on to reverse the polarity of the armature voltage, the drive enters a 
regeneration mode, and switches SII and S41 of the same converter that were conducting 
during the power mode are turned off. The drive operates in a regeneration mode until 
the armature current reverses, when it reverts to the power mode but with a revesed 
direction of rotation. 
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Applying Kirchhoff s Voltage Law to the current loop comprising the supply and 
overvoltage snubber circuit gives 
V 
dis 
_Vco, _. rcývls+r(ývja ,, sin 
(wt) = -Ls dt 
which may be re-arranged as 
dis 
= 
rov, 
a- 
-'Ov i 
s- 
vc., Vmsin (wt) 
dt Ls Ls Ls Ls 
Eqns. (5.21), (5.22) and (5.23) still apply. 
Eqns. (5.21), (5.22), (5.23) and (5.29) may be assembled in the matrix form 
d'a 
dt 
dw,, 
dt 
di 
s 
dt 
dvcov 
dt 
ra ov 
Ke r. v 2 (2 Vfd+ Vbr) ' 
La La La La . 
K, 
9 B 
la 
La 
i 1 
0 0 
WM 
t: 
L 
rov 
0 
r ov , -i s sin (wt: ) V Ls Ls Ls Ls 
1 0 1 0 0 COV COV L 
(5.29) 
During the negative half-cycle when switches S11 and S31 connect the motor to the 
supply the system equations are 
d'a 
dt 
dw,, 
dt 
di 
s 
dt 
dvc. 
v dt 
(ra +. rov) Ke rov 
La La La La 
B00 
rov 0 
rov 
Ls Ls Ls 
11 00 
COV COV 
2 (2 Vfd + Vbr) 
. la 
- La 
WM 
s+ vms in (wt) 
Cold Ls 
0 
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5.4 EFFECTS OF CONMUTATION OVERLAP. 
So far it has been assumed that current commutation from one switching device to the 
next is instantaneous, and this assumption is true if stray and source inductances are 
negligible. When this is not so, a finite time elapses before the outgoing device ceases 
to conduct and the in-coming device is fully conducting, during which time both switches 
are conducting. During the time when switch S21 is being turned-off and S 11 turned-on, 
the system can be represented as shown in Fig. 5.8. For the '2cuffent mesh shown in Fig. 
5.8 and neglecting device voltage drop, the voltage equation is 
V,, sin (wt) =L - 
12 
s dt 
where Ls is the lumped stray and source inductance for the mesh. On re-arranging and 
integrating, the current flowing during the commutation period is 
V, 
'2 m (-COS (Wt) ) +C2 
WLS 
However, since '2--=Owhen wt=(x, 
VM 
C2: -'-COS(X 
WLS 
and 
v 
(5.30) M [CoSa-COS(Wt)] 
WLS 
Commutation is complete wheni2ý'a and wt=(x+y. Substituting into eqn. (5.30) gives the 
load current as 
v 
am 
[Cosa -Cos (a +Y) (5.31) WLS 
It is evident from eqn. (5.3 1) that the commutation overlap angle 'Y increases with both i,, 
and Ls. The armature current 'a depends on the motor load and Ls can be kept to a 
minimum by reducing stray inductance within the supply loop. It is also evident that, for 
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a given valueOf 'a and Ls, y decreases as (x tends to ir/2, after which it increases again 
as (x tends to Tc. The worst case therefore corresponds to firing instants at values of (x 
close to 0 radians or close to 7c radians and at substantial motor loads. Commutation 
overlap is generally ignored in PWM-controlled converters [27]. 
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Fig. 5.2 Experimental magnetisation characteristic of DC motor. 
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Fig. 5.3 Flow-chart diagram for the computation of switching angles 
(cont. on next page). 
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80 
: Ts I 
S41 ".. S31 ', ý. 
converter I converter 
Sil S21 
Ls 
a 
8- - 
ir 
VS 
S41 
converter 1 
S31 
Fig. 5.8 Commutation overlap. 
S12 
ra 
vi, La 
Vbr 
wm, te 
eb 
S42 
Vbr 
81 
converter 
S22 
CHAPTER SIX 
POWER CIRCUIT AND ASSOCIATED AUXILLIARY CIRCUITRY. 
The power and auxilliary circuitry together comprise the dual-converter, the gate drive 
circuitry, the converter control interface and signal processing circuitry, the protection 
circuitry and the auxilliary DC power supplies. This chapter considers the selection and 
rating of the converter switches, together with the design of the associated auxilliary 
circuits. I 
6.1 SWITCH SELECTION AND SIZING. 
In any situation, the choice of switching device is based primarily on the application and 
the switching strategy. For medium- and high-power traction applications the choice is 
between SCRs (thyristors), GTOs and IGBTs. 
6.1.1 SCR (THYRISTOR). 
The conventional SCR (thyristor) is triggered into conduction by a short pulse of positive 
gate current, provided that it is in the forward blocking state. Once the device begins to 
conduct it is latched-on, and the gate current can be removed. The SCR cannot be turned- 
off by the gate, and it is only when the anode current tries to go negative under the 
influence of the external circuitry, or by the use of bulky and inefficient commutation 
circuitry, that it turns-off. This makes the SCR unsuited to PWM schemes and it is mostly 
employed in phase-controlled schemes. SCRs are available [28] with ratings up to 600OV, 
3500A. 
6.1.2 GTO. 
This is a thyristor-like device that can be turned-on and off by positive and negative gate 
currents respectively. The turn-off current gain is poor and, because of the high switching 
loss, a GTO operates typically within a IkHz switching frequency. Modem GTOs are 
available with ratings up to 450OV, 3000A. 
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Even though a GTO is a controllable switch, in the same category as MOSFETs and BJTs, 
presently available devices cannot be used for inductive turn-off without a snubber circuit 
to reduce the large dV/dt that accompanies inductive turn-off. 
6.1.3 IGBT. 
An IGBT is basically a hybrid MOS-gated turn-on/off bipolar transistor that combines the 
attributes of MOSFETs, BJTs, and thyristors. It has a high-input impedance, like a 
MOSFET, and can be turned-off by zero gate voltage. Currently, two IGBT circuit 
symbols are in common use, and the one chosen for this thesis is normally referred to as 
the General Electric symbol, shown in Fig. 6.1. 
An IGBT has square safe operating areas both during tum-on and tum-off. An excessive 
dVcu/dt during turn-off will cause latchup of the IGBT, exactly as with thyristors and 
GTOs. Fortunately, IGBTs are capable of functioning safely at fairly large values of 
dVcu/dt, and compare favourably with other power devices [I I]. They do not exhibit any 
second breakdown phenomena, are faster than both BJTs and GTOs, and can operate at 
medium-power up to 20kHz switching frequency. The modem IGBT is available [28] up 
to 120OV, 400A rating and it is projected that this will rise considerably in the near future. 
When considered with the other advantages of simple gate drive design and minimal 
snubber requirements, it is clear that the IGBT is well suited to PWM schemes. For these 
reasons, it was chosen as the switching device for the present research. 
To overcome the inherent lack of reverse voltage blocking capability, a fast recovery 
diode may be connected in series with an IGBT, at the expense of increased on-state 
voltage drop and conduction loss. In the present research, the switch was built from an 
International Rectifier IRGBC20F IGBT and a BYR29-800 fast recovery diode. To allow 
for voltage spikes, the switch was specified at twice the peak supply voltage, while the 
current rating was also specified as twice the maximum armature current to allow for 
device derating due to heating. The device data is given in Appendix-C. 
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6.2 SWITCH LOSSES AND HEATSINK DESIGN. 
This section considers the switch losses and the sizing of the heatsink required to remove 
the heat generated in the IGBT/fast recovery diode switch. The losses in each device are 
determined separately, with the total loss being used to determine the heatsink required. 
6.2.1 IGBT CONDUCTION LOSS. 
Maximum conduction loss occurs when the motor is accelerating or decelerating, during 
which the current interventionist system allows a maximum armature current of twice the 
rated figure. The following analysis assumes that the maximum armature current of 3.2A 
has a ripple content not exceeding 40% of rated current, giving a peak current of 4.1 A and 
an average duty cycle of 50%. 
The conduction loss is given by 
Pdon-st"": VCE(on)larms8 / (6.1) 
From the typical output characteristics given in Fig. 6.2, the collector-to-emitter voltage 
when the collector current is 4.1 A andVG E "": 12V isVC0--1.8V. Substituting into eqn. (6.1) 
gives 
Pdo,, 
-,, =3.69 
W 
6.2.1.1 IGBT SWITCHING LOSS. 
The calculations are based on a switching frequency of II OOHz i. e. 11 pulses per half- 
cycle of the supply. Assuming a turn-on time of 500ns, the turn-on loss is [29] 
Pton- 
Vm-Tarms ton fs (6.2) 
2 
=0.38 W 
and assuming a turn-off time of 2ps, the turn-off loss is [29] 
vf 
Ptof. 
t- 
mlarms toff s (6.3) 
2 
=1.53 W 
Total device loss during acceleration and deceleration periods is 
Pd 
I ýPdon-st+pton+ptoff 
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=5.6 W 
assuming the losses when the switch is in the off-state are negligible. 
6.2.2 SERIES FAST RECOVERY DIODE. 
The switching losses of the series diode are negligible, since it is a relatively fast switch 
with a reverse recovery time of only 75ns. However, the conduction loss is significant, 
since the forward conduction voltage drop Vfd is 1.3V at'F(Av)=5A. Maximum conduction 
loss occurs during acceleration and deceleration periods and is given by 
Pd2 =V fdlarms 
=5.33 W 
6.2.2.2 HEATSINK SIZING. 
The total dissipation is used in determining the size of the common heatsink required to 
restrict the maximum junction temperature of each device to below Tj=1000C, assuming 
an ambient temperature of 25'C. The junction-to-ambient thermal resistance is [29] 
T. -T Rthj-a- 3a (KI W) (6.4) 
Pd 
and since 
Rthj-a-=Rthj-c+Rthc-s+p-ths-a (6.5) 
it follows from eqns. (6.4) and (6.5) that the heatsink-to-ambient thermal resistance is 
Rths-a _ 
Tj - T,, 
-Rthj-c-Rthc-s (KI W) (6.6) Pd 
wherepd""': Pdl+pd2 
and from the valuesof Pd, andpd2 obtained in section (6.2.1), 
Pd=10.93 W 
The thermal resistance data for the IGBT are given in Appendix-C Table 6.5, and the 
thermal radiation equivalent circuit of a mounted IGBT is shown in Fig. 6.3. 
Considering the IGBT alone, the heatsink requirement to ensure that the junction 
temperature does not exceed 100'C is 
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Rths-aý4.26 K/W. 
The thermal resistance data for the fast recovery diode given in Appendix-C shows that 
the heatsink-to-ambient thermal resistance required to keep the junction temperature below 
100T is 
Rths-a::: 4.96 K/W. 
A heatsink was selected based on the requirements of the IGBT, as this also satisfied 
those of the diode. 
6.3 DC SMOOTHING CHOKE. 
A variable inductance DC choke was used with the air-gap adjusted to give an inductance 
of 0.41H, which ensures that the armature current ripple content does not exceed 40% 
of the rated figure. 
6.4 PROTECTION CIRCUITS. 
Overvoltage snubbers are necessary to protect the switches against voltage spikes occuring 
mainly during device turn-off, while the current interventionist system limits the armature 
current to within specified limits. The IGBT is capable of fast switching and its square 
forward and reverse bias safe operating areas, allow for large values of di/dt and dVcE/dt 
without the need for turn-on and tum-off snubbers [I I]. 
6.4.1 OVERVOLTAGE SNUBBERS. 
Overvoltages occur mainly during switch turn-off as a direct consequence of stray 
inductance within the circuit, and the two main choices available for overvoltage snubbers 
are the metal oxide varistor and the RC snubber. When each converter switch is protected 
against overvoltage using a varistor, the four varistors are effectively series connected to 
form a closed-ring circuit. This arrangement is however unacceptable, since it allows the 
switch voltage to exceed the specified limit of an individual varistor. In order to avoid 
this, RC snubbers were used. 
The two basic configurations available with RC snubbers are individual and group 
suppression. The method adopted here combined these two schemes, with each switch 
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individually protected from switching overvoltages and a group suppression snubber 
providing protection against any overvoltages arising from AC supply-side switching 
operations. 
6.4.1.1 RC SNUBBER DESIGN. 
An RC-snubber is connected across each switch as shown in Fig. 6.4(a), and the system 
operates in a power mode when devices Sl and S3 both conduct. At the onset of a free- 
wheeling mode, S1 ceases conducting and S2 is turned-on. Provided that the IGBT current 
fall-time is small, the current through the stray inductance Ls is essentially I., when the 
IGBT current has fallen to zero, and the output current then free-wheels through the path 
provided by switches S2 and S3. The energy stored in the stray inductance is transferred 
to the overvoltage snubber capacitor C,,, of switch Sl, and the overvoltage AVCE across 
the IGBT can be determined by replacing the pre-charged capacitor with its equivalent 
circuit shown in Fig. 6.4(b). Figs. 6.4(c) and (d) present idealised circuit waveforms 
without and with the snubber. From energy considerations [11], and noting that 
AVCE,, "'AVcsw 
22 CsnJ6ý VýE, 
max 
_ 
Lslarms 
22 
or 
L12 
Csn s2 arms 
VýE, 
max 
(6.7) 
The time constant RsnCsn should be sufficiently small for the capacitor voltage to decay 
to approximately the level of the supply voltage before the next turn-off of the IGBT. 
To aid in estimating the valueOf Csn-) tests were carried out to determine the magnitude 
of the voltage spike for known values of armature current. The observed overvoltage 
GýVCsn=k'Vm) without the overvoltage snubber was used to estimate L, from 
IV = 
Lslarms 
m toff 
giving 
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k'V t,, t LS= 'arms (6.8) 
With inductive loads, voltage spikes should be limited to less than 75% of the switch 
voltage rating [30] i. e. to less than 450V to account for the RBSOA curve. A voltage of 
400V was selected, giving AVc,,, =60V or k'=0.2. Substituting eqn. (6.8) into (6.7) leads to 
Csn 
A V2 CE, max 
which gives the snubber capacitance asCsn=0.066VF. A value of Rn=20Q was chosen to 
ensure that the pulsed current limit of the IGBT was not exceeded and the losses were not 
excessive, as well as keeping the time constant as small as possible. 
6.4.1.2 GROUP SUPPRESSION SNUBBER. 
As previously mentioned, this provides protection against voltage spikes arising on the AC 
supply-side. From a design procedure similar to that for the individual snubber circuit, the 
circuit components were obtained as COV=O. lpF and r,, v=330. The circuit is shown 
connected across the converter input terminals in Fig. 6.4(a). 
6.4.2 CURRENT INTERVENTIONIST SYSTEM. 
The current interventionist system comprises 1) the current monitoring circuit and 2) the 
current comparator, together with the circuitry to generate signals which control the 
converter once an overcurrent is detected. The current monitoring circuit can be 
subdivided into a) current transducer, b) zero-offset circuit, c) precision rectifier and d) 
signal amplifier. 
6.4.2.1 CURRENT MONITORING CIRCUIT. 
The current signal is derived from a precision Hall effect current transformer, which also 
provides electrical isolation between the low-voltage control circuits and the high-voltage 
power circuit. The current transformer output was found to have a zero-offset error and 
this was cancelled using a differential amplifier. A five-turn coil wound around the current 
transformer increased the sensitivity from ImA/A to 5mA/A of armature current, and with 
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a burden resistor of 20092 the transformer gives an output voltage of IV/A. The current 
monitoring circuit is shown in Fig. 6.5. 
The direction of the armature current depends on the quadrant of operation and, to cater 
for current reversal, a precision rectifier is used to provide an output voltageVpr equal to 
the input voltage, but with a polarity which is positive irrespective of the input voltage 
polarity, as shown in Fig. 6.6. The amplification stage ensures compatibility with the 
current comparator circuit. 
6.4.2.2 DEAD-BAND CURRENT COMPARATOR. 
The dead-band comparator has an output value which is either HIGH or LOW depending 
on the valueOf VW which is directly proportional to the armature current. In the dead- 
band comparator circuit of Fig. 6.7, V, andV2 are reference voltages proportional to the 
maximum and minimum threshold currents 1ý and 1, .,. These are set at 3.23V and 
2.15V respectively to provide a current dead-band between 3A and 2A. At steady state, 
VIa 'Ssmaller than both V, andV2and, consequently, the inputs to the JK flip-flop are J= 1 
and K=O. The flip-flop output Q is HIGH and the converter switching pattern is 
determined entirely by the demand speed and the load conditions. If the armature current 
exceeds the maximum threshold value, VIaexceeds V, and the flip-flop inputs change to 
J=O and K= 1. Output Q then goes LOW, forcing the converter into a free-wheeling mode. 
The two Schmitt trigger inverter gates in series with the clock input signal provide 
sufficient delay to guarantee clock action only after the J and K inputs are stable. When 
the armature current decays, the flip-flop output resets whenVIa is less thanV2, and the 
drive control is returned to the speed loop. During starting, the state of the flip-flop output 
is unpredictable and an over-ride circuit is necessary to set the output to HIGH before any 
signal is applied to the converter. 
6.5 SYNCHRONISATION CIRCUIT. 
The synchronisation circuit of Fig. 6.8 ensures that both the converter firing circuits and 
the microcontroller are synchronised with the supply voltage. The circuit comprises zero- 
crossing detectors and monostable circuits to generate synchronising pulses at every 
supply voltage zero-crossing point. 
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6.6 AUXILLIARY POWER SUPPLIES. 
Two auxilliary power supplies were built to power the control circuitry. A bipolar ±5V 
supply was used for the speed encoder frequency-to-voltage converter circuit and the 5V 
TTL logic circuitry, and a bipolar ±15V DC supply was used for the current 
interventionist system, together with other circuits employing Op-Amps. The standard 
circuits shown in Fig. 6.9 were adopted. 
6.7 IGBT GATE DRIVE CIRCUITRY. 
This comprises the gate pulse amplifiers, high speed opto-isolators and the isolated gate 
drive DC power supplies. 
6.7.1 ISOLATED GATE DRIVE POWER SUPPLIES. 
A total of six isolated DC power supplies are required to power the gate drive circuits of 
the dual-converter. The two lower-half switches of each converter require separate power 
supplies, since they have floating ground references and a common ground would cause 
a short-circuit of the AC supply. A single DC supply powers the two upper-half switches 
of each converter as these share a common ground. The circuit connection is shown in 
Fig. 6.10 and the gate pulse amplifier circuit in Fig. 6.11. 
6.7.1.1 DC POWER SUPPLIES TRANSFORMER DESIGN. 
It was decided to construct a transformer with six isolated secondary windings rather than 
using six individual transformers, one for each supply. To determine the power rating of 
the transformer, it was necessary to establish the IGBT gate drive current and voltage 
requirements to meet the desired switching speeds. Like the MOSFET, the IGBT only 
requires charging and discharging of the input capacitance Ci. to turn it on and off. An 
IGBT has gate capacitances several times smaller than a comparable MOSFET and 
consequently requires a smaller gate driving current. The ease with which this capacitance 
can be charged and discharged leads to a simple gate drive design, which however must 
be able to deliver an average current equal to the total gate charge times the switching 
frequency. It must also be capable of delivering a momentary pulse current with a 2-3A 
peak [30] to ensure fast switching. 
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The voltage rating was chosen to ensure a DC voltage greater than the specified minimum 
gate-to-emitter threshold valueVGEthof 5.5V, but not exceeding the ±20V gate-to-emitter 
breakdown voltage. Fig. 6.12 presents theVGE against gate charge characteristic for the 
IGBT. The intial slope is due to gate-to-emitter capacitance charging while the middle 
portion is due to the Miller effect, which is less pronounced for an IGBT because of its 
much smaller gate-to-collector capacitance. Fig. 6.12 shows that the minimum specified 
gate-to-emitter voltage to ensure proper switching is 9V atVCE=480V and larm, =9A, while 
Fig. 6.13 shows that a minimum value of gate-to-emitter voltage of 8V ensures that the 
IGBT turns-on when the collector-to-emitter current 'CE is 5A andVCE=IOOV. This 
suggests that the influence of both the collector current and the collector-to-emitter voltage 
on the minimum gate-to-emitter voltage is minimal. A gate-to-emitter voltage of 12V 
corresponding to a total gate charge Qg=13nC was chosen. 
The average current that the gate drive supply must deliver is 
ton 
(6.9) 
which, for a turn-on time of 500ns, gives an average current of 19=26mA. Each DC supply 
was designed to deliver an average current of Ig=0.5A at 12V, corresponding to a power 
of 6W, and the transformer should be capable of delivering at least 36W. The RMS output 
current is IVO. 62=0.81A, giving the VA rating of each secondary winding as 7.66VA and 
a transformer rating of 46VA. To allow for the magnetization VA, core loss and the 
power needs of the rest of the gate drive circuits, the transformer rating was increased by 
about 50% to 70VA. 
The transformer core (iron) cross-sectional area is related to the VA rating S by [3 11 
Ac I =1.0323(S)1/2 CM2 
=8.637 cm2 
and assuming a stacking factor of 0.9, the core cross-sectional area is 
Ac=9.6 cm 
The turns per volt of the transformer is 
NP 
- 
1013 
Vm 4.4 4 fAýBm 
=4.35 tums/volt. 
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for Bm =1.2T, which gives the number of primary turns as 
NP=1044 
With a full-wave diode bridge rectifier employed for the AC-DC conversion, the RMS 
secondary voltage required for a DC voltage of 12V is 8.5V. To allow for a filter, this 
value was increased to 9.5V (i. e. 10% regulation), and the secondary turns required were 
then obtained as 
N2=41 
From the ampere-turns balance, 
Nplp": --N2,2 
or 
Npa, 
PJM=N2acsjm 
where Jm is the current density i. e. 
im 22 
IP 
a cp 
If both primary and secondary windings occupy equal window areas then 
1 NPIP 
2 IT m 
where K,,, is the window stacking factor. On re-arranging, the window area is 
Aw= 
2NPIP 
LT,, K,, 
For small transformers K.,, is about 0.25 and it increases as the transformers become 
larger. With Kw=0.3 and Jm=2A/mm 2, the numerical value of the window area is 
Aw=12.5 cm2 
6.7.1.2 VOLTAGE FILTER FOR UNREGULATED DC SUPPLY. 
Fig. 6.14 presents the transformer circuit together with one of the unregulated +12V DC 
supplies obtained using a full-wave bridge rectifier. A capacitor filter smoothed the Output 
DC voltage, with the capacitor size based on an allowable ripple AV2=2.14V given a peak 
secondary voltage of 13AV. The capacitance required is obtained from the expression for 
the ripple voltage as 
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cv" 
19 
V2 
. 2f 
and since At=1/2f for full-wave rectification, the capacitance required for an average 
current of lg=0.5A is 3484pF. 
6.7.2 ISOLATED GATE DRIVE CIRCUIT. 
An optimal gate drive minimises the switching times, thereby reducing the electrical 
stresses and power losses. Proper gate drive design greatly improves switching robustness, 
in addition to minimising the need for snubber circuits. The gate drive signals are 
generated by the microcontroller, but the output pins are not capable of driving the IGBT 
gate, making it necessary to include pulse amplifier circuits. The complementary emitter 
follower driver circuit shown in Fig. 6.11 was used to deliver a current pulse of 2A at 
12V. When the input voltage to the base is ramped up in a time corresponding to t, in Fig. 
6.11, the npn transistor effectively ties the IGBT's gate to the positive DC voltage rail. 
Conversely, when the base is ramped down in a time correspondingto t2 in Fig. 6.11, the 
pnp transistor clamps the IGBT's gate to ground and the IGBT is in a non-conducting 
state. The data for the transistors selected for the emitter follower are given in Appendix- 
C Table 6.7. 
To isolate the IGBT gate drive circuit ground and power supply from that of the 
microcontroller, a high-speed opto-coupler was used. The precautions that were observed 
in implementing the gate drive circuit included: 
a) Leads kept as short as possible. 
b) A low resistor (22Q) used in series with the gate to minimise the possibility of 
ringing and oscillations. (This has negligible effect on switching speed). 
c) A high frequency bypass capacitor connected across the gate drive power 
supply to provide protection against overvoltage spikes. 
d) Zener diodes connected across the gate-to-emitter terminals provided 
additional overvoltage protection. 
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Fig. 6.4 Converter circuit with overvoltage snubbers and circuit waveforms. 
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Fig. 6.6 Precision Rectifier InpuVOutput Transfer Characteristic. 
Fig. 6.7 Dead-band Comparator. 
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Fig. 6.10 Converter circuit showing gate drives and ground connections. 
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CHAPTER SEVEN. 
CLOSED-LOOP SPEED CONTROL. 
To study the dynamic response of the system, the transfer functions of the motor, load and 
control components which comprise the overall drive system are first derived. Classical 
control theory, together with SIMBOL2 simulation software is used to design and evaluate 
the system, in both the s- and z-planes. One advantage of SIMIBOL2 is its ability to take 
into consideration the system nonlinearities, which are not easily included when using 
classical control theory alone. Although SIMBOL2 is best suited to systems fed from a 
smooth DC source, it also provides a very fast method for designing the controller as well 
as implementing system models. 
7.1 DC MOTOR MODEL. 
A separately-excited DC motor may be represented by the equivalent circuit of Fig. 5.1. 
To obtain the s-domain transfer function, eqns. (5.1) to (5.7) are transformed into their s- 
domain Laplace-transform equivalent. Thus, for the armature voltage, 
(S) (S) +SLala (S) +Kewm (S) +2 Vbr (s) 
and on re-arranging the armature current is 
Ia (S) = 
Va (S) -Kewr, (S) -2 Vbr (S) (7.2) 
La (S+11*va) 
where the armature circuit time constantTa=La/ra- 
For the electromagnetic torque 
sJw,,, (S) +Bw,, (S) + TL (S) (7.3) 
ýKT'a (S) (7.4) 
where KT=Y,,,, the torque constant. Re-arranging eqn. (7.3) gives an expression for the motor 
angular speed as 
(S) - 
Te (S) - TL (S) (7.5) 
LT(S+1/, rm) 
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where the mechanical time constant rm=J/B. 
The s-domain transfer function model of the system can be obtained from eqns. (7.2), (7.3), 
(7.4) and (7.5), as shown in Fig. 7.1. From this, it is possible to study the open-loop 
behaviour of the motor when subjected to both load torque and armature voltage changes. 
7.1.2 OPERATION WITH FIELD BOOST DURING SPEED TRANSIENTS. 
An s-domain transfer function model based on eqns. (5.2), (5.5) and (5.8) is shown in Fig. 
7.2, for a motor operating with field boost during speed transients. In order to determine 
how the function G'(if) varies when the field voltage is reduced from the boost value to its 
rated value, the magnetization characteristic was represented by the experimentally obtained 
function 
G'*(if)=0.7+2.9348if 
over the region if>- 1 20mA. 
A SIMBOL2 implementation of a drive system, in which the motor is represented by the 
model of Fig. 7.2 was used to study the effect of field boost during acceleration and 
deceleration periods. The speed response characteristics of the drive system and the 
variation of G'(if) with time are shown in Fig. 7.3. It is evident that the effect of field boost 
is to reduce the time required to attain steady-state speed. An increase in G'(if) of 18% 
reduced the time required to attain steady-state speed by a similar percentage. 
7.2 CONTROLLER MODEL. 
The controller was designed by first deriving an analogue model, which was discretized 
to obtain the digital controller model. A basic block diagram representation for the closed- 
loop analogue speed control system is shown in Fig. 7.4, while that for a corresponding 
digital speed control system is shown in Fig. 7.5. The system comprises a controller, the 
AC-DC converter and its associated control circuitry, the motor and the feedback circuit. 
When an analogue controller is employed, a DC tachogenerator provides an analog 
feedback control signal V, P proportional to the motor speed. 
In the digital controller, an 
encoder provides a pulse train whose frequency is proportional to motor speed, as well as 
output signals that enable the direction of rotation to be determined. In both analogue and 
digital control, the feedback signal is compared with a speed reference signal V, pref to 
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provide the speed error signaIV, perr, which is used to determine the voltage applied by the 
converter to the motor armature circuit. 
Again, a SIMBOL2 implementation of the drive systems of Figs. 7.4 and 7.5 was used to 
design the controller and to study the dynamic response of the closed-loop system. 
SIMBOL2 lacks the facility for modelling the AC-DC converter using a converter 
switching function. As a result, the converter is modelled as a saturating amplifier whose 
gain in the linear region is KcOw since, with natural sinusoidal PWM, a linear relationship 
exists between the modulation index and the average output voltage. Despite this limitation, 
the simulation results compare very closely with those obtained from an accurate digital 
computer model if the harmonics are neglected, and the drive is assumed to be fed from 
an ideal DC supply. Thus, it was possible to determine accurately the controller gains, as 
well as to evaluate both the transient and steady-state performance of the closed-loop drive 
system. 
A phase-controlled converter has a maximum average output voltage of 2VM/7t where V.. 
is the peak supply voltage. For a PWM-controlled converter, this maximum depends on 
both the number of pulses per half-cycle of supply voltage and the type of PWM-control 
strategy adopted. With eleven pulses per half-cycle, PWM-controlled converters were found 
to have a maximum average output voltage approximately equal to 1.6V .. 
/TC. These voltages 
correspond to a no-load motor base speed of 1976rpm in the case of the phase-controlled 
drive and of 1580rpm for the PWM-controlled drive. 
As mentioned in chapter 5, both PID- and pseudo-derivative feedback controllers were 
investigated. With the PID-controller, the motor base speed was selected such that the 
armature voltage does not exceed 90% of the maximum voltage available. The extra 10% 
of the DC voltage is available to provide a rapid response when step changes are made to 
the input demand. It will be shown later that this approach does not improve the dynamic 
response of a system employing a pseudo-derivative feedback controller. 
7.2.1 CURRENT REGULATION. 
The armature current has a substantial second-harmonic ripple when the AC-DC converter 
is fed from a single-phase supply. If a current loop provides current and hence torque 
control, in addition to current protection, it is necessary to deýsign a filter to remove the 
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ripple current so as to improve the loop accuracy. Such a filter has a de-stabilising effect 
on the overall dynamic response, by introducing an unacceptable lag in the minor current 
loop and making the closed-loop system unable to follow the demand speed signal. In a 
high-power drive, the error introduced by not having a filter is small, since the magnitude 
of the ripple current is much less than the average armature current. This is not so for a 
low-power drive, when the ripple current magnitude is comparable to the average armature 
current unless a large smoothing inductor is used. 
To overcome the problems associated with a current loop, an interventionist current 
controller was used. This ensures that the armature current remains within safe limits, from 
the point of view of both the motor and the converter switches, during both speed and load 
transients. 
The ability to tolerate current ripple makes the interventionist system attractive for use with 
drive systems employing single-phase AC-DC converters. It is also easier to design than 
the more complex 2-loop control system [32], which also requires a filter to remove current 
ripple. However, systems employing a current interventionist system have some 
disadvantages. In order to intervene effectively, the current must be allowed to overshoot 
the desired limit, with an increased risk of commutation failure in the machine. In contrast, 
the current regulating system passes smoothly from the speed control mode to the current 
limiting mode. The current regulating system also provides a faster response, linearises the 
nonlinear gain of the AC-DC converter and overcomes the adverse effects of supply 
disturbances. With the current interventionist system, some of the advantages of the current 
regulating system are not achieved [4]. 
The current control system used in this research is a modified current interventionist 
system. Under steady-state conditions, the system control depends only on the speed error 
signal, but when the armature current exceeds a given predetermined level, the controller 
outputs a signal to the converter logic circuits to instruct it to operate in a free-wheeling 
mode until the armature current has decreased to an acceptable level. In addition, if the 
armature current decreases below a predetermined level, before the speed error has reduced 
to an acceptable value, the current controller outputs a signal to the converter logic that 
ensures that maximum available DC voltage is applied to the armature circuit. This is 
applicable to drives employing PID-controllers, and the converter output is maintained at 
its maximum value until the armature current reaches the maximum allowable level, or the 
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speed error is reduced to a value that allows control to be returned to the speed loop. By 
adopting this technique, maximum torque is available to the drive during transient periods, 
giving a rapid dynamic response. 
In the following sections, the design process for controller gains is described for both PID- 
and pseudo-derivative controllers. It will be shown that pseudo-derivative feedback control 
offers a number of advantages over PID-control, including 
a) A better system transient response when large step-changes are made to the 
motor speed, 
b) The ability to have an overdamped system with a reasonably fast dynamic 
response, 
c) The ability to select controller gains that give a consistent transient response 
over a wide speed range. With the PID-controller, there are slight variations 
in response depending on whether the demand speed is low or high. 
d) An improved performance at low speed. 
In addition, it will be shown that, with a pseudo-derivative feedback controller, the voltage 
applied to the motor during speed and load transients approximates to a ramp function. 
This has the desirable effect of limiting the armature current during these transient periods. 
For a system incorporating a PID-controller this is not the case, as the maximum available 
DC voltage is applied to the motor. 
Once satisfactory controller gains have been obtained, they are used in computer 
simulations which enable the detailed closed-loop performance of the system to be 
assessed. These gains are also used for the implemetation of the microcontroller based 
digital controller, although for the latter only a pseudo-derivative feedback controller is 
implemented. The design of the controller is implemented using Ziegler-Nichols rules as 
an initial guide and since the system under consideration is second-order, the ultimate-cycle 
method is adopted. 
7.2.2 DESIGN OF ANALOG PID-CONTROLLER. 
The design procedure for a PID-controller based on the ultimate-cycle method requires the 
proportional gain to be set initially to a low value, with all the other gains being set to 
zero. The gain is then gradually increased until sustained oscillations of the system occur. 
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If this value of gain is denoted as KTu and the period of oscillation is T., the initial 
controller gains are given by 
Kp / =0.6KTu 
KI=2KP/T 
KD=O. 125 KPT. 
The figures provide the basis for designing the PID-controller with the fine tuning to meet 
the design specifications being carried out using the SWBOL2 software package. The 
proportional gain that met the Ziegler-Nichols criteria was KTu=120, Tu=0.08, with the 
corresponding proportional, integral and derivative gains being Kp'=72, K, =1800 and 
KD=0.72 respectively. 
7.2.2.1 DETERMINING THE PROPORTIONAL GAIN. 
The proportional gain obtained using the ultimate-cycle method is adjusted to meet the 
system speed of response (hence rise-time) requirements. In this case, the aim was to 
increase the system frequency to a level at least equal to its value prior to the introduction 
of the external smoothing inductance. 
The separately-excited DC motor is represented by the s-domain transfer function model 
of Fig. 7.1. The transfer function model of a drive system operating in a closed-loop and 
employing a P-controller in the forward path is shown in Fig. 7.6. The converter is 
modelled as a saturating amplifier, with the gain in the linear region being equal to KcONV' 
On no-load, the motor transfer function is 
w (S) 
G, (S) m 
Va (S) -2 Vb, (S) 
K, 
ýILa'-T 
211K2 s +( +T )s+ 
L, *r am aj TaTm 
(7.6) 
A general second-order system has an open-loop transfer function of the form [26] 
G(S) = 
2 
Wn 
S (S +2 C Wn) 
(7.7) 
Comparing eqns. (7.6) and (7.7) yields 
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1+1 
Ta Tm 
1(1+1) (7.8) 2wn Tm 
and 
2 
2e+ (7.9) Wn = 
Laj -raTm 
Eqn. (7.8) shows that the damping ratio varies with both the armature time constant and the 
natural frequency, both of which are directly influenced by the magnitude of the armature 
inductance. Without any external armature inductance, eqns. (7.8) and (7.9) give a damping 
ratio of 0.81 and a natural frequency of 46rad s-'. With an external smoothing inductance 
of 410nffl, the damping ratio decreases to 0.46 while the natural frequency decreases to 
26rad s-'. 
The open-loop transfer function of a system incorporating a P-controller of gain KP' is 
K/K t Ký e 
G. 
r 
(S) Gc (S) H (S) 
LaLT 
Ke2 
(7.10) 
s 2+( +) S+ + 
Ta Tm 'rarm Lac-T 
and from the closed-loop system characteristic equation 
1+G,, (s)G, (s)H(s)=O (7.11) 
it follows that 
2 
S 2+ +1 )S+ + 
KZ 
+. 
KtKýKe 
0 (7.12) 
Ta Tm TaTm Lat-T La-T 
The test motor has the following parameters 
ra= 14.58 92 
L=O. 19 H 
B=0.001356 kg-m 2 /rad-s-' 
J=0.002585 kg-m 2 
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Ke= 1.044V-s/rad @ rated field current. 
Laext=0.41 H 
and for the tachogenerator 
K, =7 V/10OOrpm. 
These values were substituted into eqn. (7.12) and, using SIMBOL2, the root-locus was 
plotted with the proportional gain Kp' as a variable. This is shown in Fig. 7.7, from which 
it is evident that the damping ratio decreases as Kp' increases. With a gain of 50, the 
system has a dominant complex-conjugate pole pair at S 
, 2: -_-l2.4l5±j53.02. 
This gives a 
damping ratio of 0.26 and a natural frequency of 54.5rad-s-', with the rise-time and 
maximum speed overshoot being 0.025s and 37% respectively. With the armature current 
limited to twice the rated current, the maximum speed overshoot decreases to 30%. To 
increase the system damping ratio, a derivative term was added to the speed controller and 
the selection of the derivative gain is considered in the ensuing section. 
Limiting the converter voltage has the same effect as reducing the overall proportional gain 
of the drive system during the transient period. Fig. 7.8(a) shows the speed response with 
the converter output limited to 170V, while Fig. 7.8(b) shows the speed response for the 
same value of gain but with an unlimited converter voltage. Under these conditions, it is 
evident that the magnitude of the peak speed overshoot is higher than that obtained when 
the output voltage is limited to 170V. 
7.2.2.2 DETERMINING THE DERIVATIVE GAIN. 
The derivative gain was selected to meet the damping ratio and hence the maximum 
percentage speed overshoot requirements. The objective was to increase the damping ratio 
from 0.26 to at least 0.7, and to reduce the maximum overshoot from 30% to below 10%. 
The proportional gain determined in section (7.2.2.1) and the derivative gain determined 
from the ultimate-cycle method were used as a starting point in the design process. A 
general analog PD-controller function is 
GC (s) =KD (s+ 
Kpl 
) 
KD 
giving an open-loop transfer function of 
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Kj K Kpl 
eD (s+ 
LJK 
G, (S) G, (S) H (S) aD 
2 
s 2+ +1 )s+ e+ 
Ta TM Laj TaTm 
Substituting this into eqn. (7.15) gives a closed-loop characteristic equation 
2 
2+ ( 
1+ 1 KtK K KL +KtK Kpl 
LeD 
)S+ 
Le+0 
a Tm atT at-T TaTm 
A controller with a proportional gain of 50 and a derivative gain of 1.5 was found to give 
a dominant complex-conjugate pole pair at S1,2--:: -46. l6±j28.89. This gives a damping ratio 
of 0.85 and a maximum speed overshoot of about 2%. A root-locus of the system 
employing a PD-controller is shown in Fig. 7.9, while Fig. 7.10 represents the speed 
response characteristic of the system when the demand speed is 10OOrpm (104.72rad s-'). 
It is evident from Fig. 7.10 that there exists a large steady-state speed error. To reduce this, 
either the proportional gain is increased, with the attendant possibility of reducing the 
system damping ratio and hence the stability, or an integral term is introduced, and with 
it a more complex controller structure. The latter choice was preferred and the selection 
of the integral gain is considered next. 
7.2.2.3 DETERMINING THE INTEGRAL GAIN. 
The AC-DC converter is considered to have an upper voltage limit of 170V, which 
corresponds to the maximum available voltage from a PWM-controlled converter. In the 
design of the PID-controller, the proportional and derivative gains derived in section 
(7.2.2.2) and the integral gain derived using the ultimate-cycle method were used as a 
starting point. A general expression for an analog PID-controller is 
Gc (S) =Kpl +K 
K, 
DS+ s 
and the open-loop transfer function of the system incorporating a PID-controller is 
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KKK Kp KI) eDt (S 2+ 
- S+ LJKK 
G, (S) Gý- (S) H (S) aDD2 
S(S2+( +1 )S+ + 
KL 
Ta Tm TaTm Laj 
The closed-loop characteristic equation is then 
2 
3 KeKDK t)S2+( KL+KeK; Kt). KeKKt-0 s _+_ Ta Tm Lal-T TaTm La-T 
+ 
Lal-T 
Satisfactory dynamic response and steady-state speed error were obtained with controller 
gains of Kp'=50 KD=1.5 and K, =300. With these values the system has an infinite gain 
margin and a phase-margin of 860, as obtained from the Nichols plot of Fig. 7.11. The 
speed response obtained using SIMBOL2 software is shown in Fig. 7.12 for a speed 
demand of 10OOrpm (104.72rad s-'). When compared with Figs. 7.8(a) and 7.10, it is 
observed that the steady-state output speed now equals the demand speed, unlike both the 
P- and PD-controllers where there was a steady-state error. It should be noted that the 
SIMBOL2 software program assumes a ripple-free converter voltage, which in turn implies 
a ripple-free armature voltage and no speed ripple. In all the controller designs, the effect 
of the current interventionist system was modelled using a current limiting function. 
7.3 DIGITAL PID-CONTROLLER. 
To implement the programmed SHE PWM-control strategies, the output voltage range of 
the converter was divided into thirty five 5V intervals and the switching angles 
corresponding to these voltages were stored in a look-up table. Linear interpolation was 
used to obtain switching angles for voltages falling between two stored values. Two 
programmed SHE PWM-control strategies were considered, the first based on quarter-wave 
symmetry and the second on half-wave symmetry. A microcontroller based implementation 
of these strategies was preferred, as this required fewer peripheral devices while providing 
the means to deal with look-up tables. 
For an accurate microcontroller based implementation of these strategies, the switching 
pattern can only be updated at quarter-cycle or half-cycle intervals. This gives a minimum 
sampling period of 5ms, if the update is carried out every quarter-cycle, or lOms if a half- 
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cycle update interval is adopted. A 5ms sampling period yields a system with a larger 
stability margin than with a lOms sampling period. However, a more complex software 
control structure is required for the microcontroller based implementation. 
The discretization process introduces a time-lag which in turn gives rise to a phase-lag, 
which reduces the stability margin in the closed-loop system. To take this phase-lag into 
account during the design process, a zero-order-hold is included in the system model. The 
transfer function for a zero-order-hold is 
Gzoh (S) 
where T' is the sampling period. But e -T's may be written in the form of a ratio of 
polynomial in T's as 
1 I's +( 
TWS) 2 
28 
I's 
+ 
(24S)2 
28 
which may be approximated to 
2's 
2 
2's 
2 
The gain of the zero-order-hold can therefore be included in the proportional term of the 
controller, giving a modified zero-order-hold transfer function of unity gain 
G_, oh 
(S) =1 
1+ 
v 
2 
To discretize the PID-controller, the backward difference rule [26] was used for the 
derivative term. This rule relates the s-plane to the z-plane via the transformation 
(z-i) 
z 
and substituting into the derivative-action term yields the z-domain equivalent as 
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GD(Z) =- 
KD Z-1 (7.13) 
1, Z 
The integral term is discretized using the trapezoidal integration rule [26], which is also 
referred to as the bilinear transformation. This method was preferred to the rectangular 
method, because it results into a more accurate digital representation of the integral term. 
The bilinear transformation relates the s-plane to the z-plane via the transform 
2 z-1 
V Z+l 
and substituting this into the integral term gives the z-plane equivalent as 
(z) 
KIT' Z+l 
2 z-1 
From eqns. (7.13) and (7.14), the z-plane PID-controller transfer function is 
K D Z-1 KIV Z+l G, (Z) =Kp+ _F Z+2 Z-1 
or on re-arranging into a ratio of two polynomials 
1 KIV K KIV 1 
MD D (Kp +-+ D) Z2+ ( Kp Z+_LD 
G, (Z) =2v2 
l", 
Z (Z-1) 
(7.14) 
The effect of the sampling process on the system was to reduce both the gain and phase- 
margins. The proportional and derivative gains of the resulting discretized controller were 
therefore adjusted to increase the system stability margin. With proportional, derivative and 
integral gains of 25,0.95 and 300, the system had a gain-margin of 12dB and a phase- 
margin of 640, which can be obtained from the Nichols plot of Fig. 7.13. 
Fig. 7.14 represents a transfer function model for a closed-loop controlled drive 
incorporating a digital PID-controller in the forward path. The motor is represented by its 
s-domain transfer function and the time delay introduced by the sampling process is 
accounted for by the Digital-to-Analog converter (zoh). The signal processing circuit counts 
the speed encoder pulses over a period T's and converts this count into the corresponding 
motor speed. The closed-loop system response characteristics for a sampling 
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interval of lOms, are shown in Figs. 7.15(a) to (c), for demand speeds of 1400rpm, 
10OOrpm and 200rpm respectively. 
7.4 ANALOG PSEUDO-DERIVATIVE FEEDBACK CONTROL. 
This is a control structure that makes use of the advantages of derivative action, while 
avoiding the attendant difficulties caused by a derivative action term in the forward path 
of the controller. Fig. 7.16 represents a transfer function model for a system incorporating 
a pseudo-derivative feedback controller, with the motor represented by its no-load transfer 
function. To avoid sudden changes in the control variable when the demand speed is 
changed, the demand speed signalWmref 'Sincluded in the integral term only. Consequently, 
the proportional and derivative terms form a local minor loop and only the integral term 
which eliminates the steady-state error remains in the main loop [33]. 
In addition, the magnitude of the current transient is greatly reduced, since the voltage 
applied to the motor as a result of a step change in demand varies gradually as compared 
with the step variation in the case of a PID-control system. The PID algorithm actually 
implies that the controlled variable changes suddenly when a step change is made to the 
demand, due to the presence of the proportional term in the forward path. 
A major disadvantage of the PID family of control laws is that they respond simultaneously 
to signals that can be conflicting. If w. (t) is the control signal, the actuating signalW.,, e,, 
(t) 
produces w..,, (t) according to the differential equation 
dw / dWmer-- d2 wmerr f =K w +Ký-, +K dt i merr dt Ddt2 
and if Wmeffis sinusoidal, the terms dWme. Jdt and d 
2W 
mejdt2 are 900 and 1800 out of phase 
withWmeffg and the controller is forced to reconcile these differing signals to produce wm. 
The result of this is the principle of one master, which states that the control algorithm 
should contain no more than one operation in its forward path. It is recommended that the 
integral action is located in the forward path [34], because of its physical realizability in 
the case of analog systems and its ability to counteract disturbances. 
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For the system of Fig. 7.16, the inner loop has the transfer function 
W,, (S) 
WmrefI (S) 
K, jLaJ 
2 
2+ +1+ 
KjýKý 
s+K, 
- + Kpl K, ý + 
Ta Tm LacT Laj 
from which the damping ratio is 
(i= 1(1+1+ 
2w,, i Ta 'r,, Laj 
1 
TaTm 
(7.15) 
Another advantage of pseudo-derivative feedback control over conventional PID-control 
is the possibility of having an overdamped system with a relatively fast response [34]. 
Certainly no overshoot will occur if ýjý! I, but values of ýj<l can sometimes be tolerated 
since the input wn,, fj can never be as severe as a step function, because w,,,, efl 
is the output 
of an integrator. The smoothest, fastest step response without overshoot for the total system 
occurs when ýj=0.7. 
From Fig. 7.16, the overall closed-loop transfer function is 
w (S) KrKeIL ma LT 
wmref (S) KKK2 +K; Ke K K,, 
s 3+ ++D e) S2+ e+ )S+-"I 
Ta Tm Lac-T La-T TaTm La--T 
The design procedure adopted is as follows: for ýj=0.7, obtain values for Kp' and KD (4.7 
and 0.095 respectively). With these values, analyse the speed input step-response for 
increasingly larger values of K, until saturation or overshoot occurs. The controller output 
pdfcont can be expressed in the time domain as 
pdf,,. t=Kjf wmelrldt-Kplw, -KD 
dw,,, 
dt 
The only increase in pdfcont comes from the integral term, and both the speed of response 
and the possibility of overshoot increase with an increased K,. With the response relatively 
insensitive to ýj, the choice of K, is critical. The proportional control term Kp'w,,, is most 
important near steady-state when wm is large, and the proportional gain Kp' can therefore 
be adjusted to eliminate overshoot. In the early stages of response, both wn, and the error 
integral are small, and the controller output is heavily influenced by the derivative term 
KD(dw. /dt). Increasing KD tends to decrease the maximum value of pdfo.,, preventing 
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saturation, and reducing oscillations. A satisfactory system response was obtained using 
controller gains of Kp'=4.7, KD=O. 105 and KI=9 1.0. This resulted in a dominant complex- 
conjugate pole pair at S,, 2=47.75±J39.98 giving a damping ratio of 0.77. The maximum 
speed overshoot was 2%, the gain-margin l3dB and the phase-margin 80'. 
7.4.1 DIGITAL PSEUDO-DERIVATIVE FEEDBACK CONTROLLER. 
Fig. 7.17 presents a transfer function model for the drive system incorporating a digital 
pseudo-derivative feedback controller. As in the case of the digital PID-controller, 
discretization of the derivative term was carried out using the backward difference rule 
while that of the integral term is achieved using the bilinear transformation. 
The time-domain pseudo-derivative feedback control algorithm can be written in the form 
pdfcont (kV) =Kjf 
k 
-Kplwm (kV) iIW,, ref 
(' V) - Wm (' V) I 
- KD(w,, (k2) - w,, [ (k- 1) 2'1 ) 
where w. (kT') andWrnreXkT') are sampled-data of the feedback variable and demand speed 
respectively. The gains of the discretized controller that gave a satisfactory system response 
were Kp'=4.5, KD=O, 105 and K, =90.0, giving a gain-margin of l5dB and a phase-margin of 
680, as can be seen from the Nichols plot of Fig. 7.18. The damping ratio and maximum 
percentage speed overshoot remained unchanged, as with the analog controller. 
The system dynamic response obtained using a SIMEBOL2 implementation are shown in 
Figs. 7.19(a) to (c), for demand speeds of 1400rpm, 10OOrpm, and 200rpm respectively. 
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Fig. 7.1 Transfer function model of the DC motor. 
Fig. 7.2 Transfer function model of DC motor employing field control. 
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Fig. 7.3 Simulated dynamic response characteristics (SIMBOL2). 
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Fig. 7.6 Drive system employing analog P-controller. 
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Fig. 7.7 Root-locus diagram for drive system employing analog P-controller. 
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Fig. 7.17 Drive system employing digital Pseudo-derivative feedback controller. 
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CHAPTER EIGHT. 
DRIVE CONTROL USING A MICROCONTROLLER. 
Hardware implementation of the selective harmonic elimination switching strategy requires 
computation of the switching angles corresponding to the average armature voltage needed 
by the motor to run at any required speed. On-line computation of these angles was not 
considered viable, given the time taken to complete the necessary calculations using the 
iterative method of chapter 5. The alternative off-line calculation of the angles covering 
the complete range of DC voltage, and storing these in look-up tables, was adopted. It was 
partly for this reason that a microcontroller was used in the hardware implementation of 
the switching strategy, with a further reason being that it provided the means to implement 
a digital controller for the closed-loop drive control while keeping the number of 
peripheral components to a minimum. One main advantage of digital controllers is the 
ease with which structures that are not possible in analog implementations due to 
component size restrictions can be realised. In addition, the microcontroller also allows 
protection features to be easily implemented in software. 
The first of the two main options available for generating the switching patterns involved 
subdividing the range of DC voltage into sufficiently small steps, probably IV or less, to 
guarantee accurate drive performance and the storage of these switching patterns in ROM. 
For any given demand speed, all that is then required is for the controller to retrieve the 
set of switching angles corresponding to the desired demand speed (or the one closest to 
it) from the look-up table, thus ensuring a rapid dynamic response. The second approach 
involves subdividing the range of DC voltage of into much larger steps, with intermediate 
values determined by interpolating between the stored values. This reduces the ROM 
storage space required but increases the CPU computation time, and introduces the 
possibility of slower dynamic response in some systems, especially those with short 
sampling periods. 
Eventually, the second approach was adopted, since it enabled the use of a microcontroller 
without the need for external memory, as the onboard ROM space was adequate. 
Consideration of the capability, hardware structure, software compatibility and equipment 
availability led to the use of a 16-bit Intel 80C196KC-16 microcontroller. The calculation 
time needed for the interpolation process was well within the capabilities of this 
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microcontroller and no significant penalties were imposed on the performance of the drive 
8.1 INTRODUCTION OF THE INTEL 8OC196KC-16. 
The Intel 80C196KC-16 is a 16-bit highly integrated member of the MCS-96 
microcontroller family. The CPU performance is quite good and at, 16MHz, it completes 
a 16-bit addition in 0.5ps and a 16xl6-bit multiplication in 1.75ps [35]. Internal operation 
is based on the oscillator frequency divided by two, with instruction execution times 
averaging 0.5ps to 2ps in typical application. 
The strength of the MCS-96 microcontroller family lies in the number of peripherals 
integrated into the chip, with the most important for PWM-controlled DC drives being the 
internal timers, the high-speed input/output (HSIO) register units and the special function 
registers (SFRs). Fig. 8.1 is a block diagram representation of the 80C196KC 
microcontroller. 
8.1.1 CPU 
The major components of the CPU on this processor are the register file and the 
register/arithmetic logic unit (RALU). Communication with the outside world is through 
either the SFRs or the memory controllers. The RALU does not use an accumulator, but 
instead operates directly on the 256-byte register space made up of the register file and 
the SFRs. This eliminates the accumulator bottleneck and provides for direct 1/0 
operations through the SFRs. 
8.1.2 MEMORY MAP. 
The MCS-96 family uses the same memory address space for both code and data memory. 
They can execute instructions from any address, but instructions cannot be retrieved from 
the internal RAM, that is the contents of the SFRs cannot be used as instructions. 
8.1.2.1 REGISTER FHE. 
Internal memory locations OOOOH to O1FFH contain the register file, SFRs, and 256 bytes 
of additional RAM that can be addressed as registers. Internal locations 0018H to OOFFH 
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constitute the register file, which contains 232 bytes of RAM that can be accessed as 
bytes, words or double-words. Since each of these can be reached by the RALU there are 
essentially 232 accumulators, while the additional RAM cells can also be reached as 
registers. 
8.1.2.2 SPECIAL FUNCTION REGISTERS. 
Internal memory locations OOOOH to 0017H are the input/output registers or SFRs. All the 
peripheral devices (except Ports 3 and 4) are controlled through the SFRs. Fig. 8.2 
represents the memory map of the microcontroller. 
8.1.3 HIGH SPEED INPUT/OUTPUT UNIT. 
The high-speed input/output (HSIO) unit consists of four individual sections which 
together form a very flexible timer/counter based 1/0 system. Included in the HSIO are 
two 16-bit timers i. e. timerl and timer2, and programmable high-speed input and output 
unit. With very little CPU overhead, the HSIO can measure pulse widths, generate PWM 
waveforms and create periodic interrupts. 
8.1.3.1 TIMERS. 
The free-running register of timerl is incremented automatically every 8 state times, and 
it can be cleared by writing zero to the timer when 15 is written to the SFR Window 
Select Register. 
The 16-bit timer2 register can be programmed to count transitions on either T2CLK or 
HSLI input pins. The selected input to timer2 is sampled every state time and the count 
is incremented whenever the sample train shows that a transition has occurred. Timer2 is 
cleared either by RESET or by software, and it can be programmed to be cleared by 
signals from either the T2RST or HSLO pins. Either timer can be programmed to generate 
an interrupt on overflow. 
Many control algorithms in motor drives require timing functions. On-chip timers can 
signal to the processor a count event that was externally or internally generated. With 
timers it is also possible to generate independently of main CPU high quality PWM 
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signals. 
8.1.3.2 HIGH SPEED INPUT UNIT. 
The HSI unit looks for transitions in any of its four input lines, HSLO to HSI. 3. When one 
appears the time is recorded (from timerl) as well as which input line made the transition, 
and the information is stored in an eight deep first in first out (FIFO) register. Each input 
line can be programmed independently, using the HSI - 
MODE register to look for either 
positive and/or negative transitions, or 8 positive transitions. It can be programmed to 
activate the HSI Data Available interrupt when either the first entry or the seventh entry 
to the FIFO has been made. Each input line can be individually enabled or disabled to the 
HSI unit by software. Fig. 8.3 presents the High Speed Input unit. 
8.1.3.3 HIGH SPEED OUTPUT UNIT. 
This unit has six output lines, HSO. 0 to HSO. 5, and can be programmed to set or clear 
any of these lines, or to reset timer2, or to trigger an A/D conversion as required using 
either timerl or timer2 as the reference timer. Up to eight such preset actions can be in 
storage at any time and, as each action is carried out, its command is deleted from 
storage. 
HSO commands are stored in an eight deep content addressable memory (CAM) file with 
each CAM register being 24 bits wide; sixteen bits to specify the time at which the action 
is to be carried out and eight the nature of the action and whether timerl or timer2 is to 
act as the reference. Fig. 8.4 presents the HSO unit. 
To enter a command into the CAM file requires writting an eight bit command tag into 
location 0006H and the time at which the action is to be carried out into word address 
0004H. Writing to these addresses accesses the HSO holding register, although the 
command does not actually enter the CAM file until an empty CAM register rotates 
around the holding register. The CAM file rotates one register position per state time and 
it thus takes 8 state times for the holding register to have had access to all eight CAM 
registers. Similarly, 8 state times are required for the comparator to have had access to 
all eight CAM registers, which defines the time resolution of the HSO unit as 8 state 
times. 
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Intel 8OC196KC has four input/output control registers IOCO, IOCI, IOC2 and IOC3. 
IOCO conditions timer2 and HSI lines, IOCI selects some pin functions and enables or 
disables some interrupt sources, IOC2 selects timer2, A/D and HSO features, while IOC3 
selects PWM control pins and determines whether timer2 clock source is internal or 
external. 
8.1.3.4 SOFIFWARE TIMERS. 
The HSO can be programmed to generate interrupts at preset times and up to four such 
software timers can be in operation at a time. As each time is reached, the HSO unit 
generates a software timer interrupt. The effect is essentially the same as having four 
additional 16-bit timers. 
8.1.4 INTERRUPT STRUCTURE. 
Fig. 8.5 presents the interrupt priorities and interrupt structure of the Intel 80C 196KC 
microcontroller. There are 28 interrupt sources and 18 vector locations. A facility exists 
for setting up a software priority level that overrides the hardware set priority level except 
for the external Non-Maskable Interrupt (NMI) which always has the highest priority. 
8.2 HARDWARE IMPLEMENTATION OF THE MICROCONTROLLER DRIVE. 
Fig. 8.6 presents the hardware configuration of the drive employing a microcontroller, 
with the software functions of the microcontroller represented by the dashed box. 
The demand speed is set using an interface circuit and the direction of rotation by the 
forward/reverse switch. The start/stop switch enables the operator to stop the motor as the 
need arises. The speed feedback signal is obtained by converting the speed encoder pulse 
train into an equivalent motor speed, with timer2 used to count the encoder pulses. The 
actual speed measurement scheme is discussed in more detail later. 
The PWM switching pattern is generated in software by the high-speed output unit, with 
the HSO. 0 pin used as the PWM output terminal. Speed reversal and overcurrent 
protection are incorporated into the switching action using external logic circuitry, to 
ensure the generation of gate drive signals that result into correct drive operation. 
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Synchronisation of the gate drive signals to the power supply is achieved using the 
synchronisation circuit discussed in section 6.5, while a timer/counter circuit generates an 
interrupt signal to indicate to the microcontroller the time to read the speed feedback pulse 
count required by the speed measurement scheme. 
8.2.1 SYSTEM CLOCK. 
Fig. 8.7 shows the microcontroller reset, oscillator and power supply circuits, together 
with the demand speed interface circuit. The Intel 80C196KC-16 requires an external 
16MHz clock signal, and this is provided by the quartz crystal oscillator circuit of Fig. 
8.7. The optimum 50% duty cycle clock signal with the required voltage levels and 
transition times is derived using an inbuilt circuit and the clock signal is available for 
external use from the CLKOUT pin. 
8.2.2 SPEED MONITORING CIRCUIT. 
Closed-loop control of motor speed requires a transducer to generate a speed feedback 
signal. Modem drives employ digital encoders which are more accurate, have a greater 
resolution and are more reliable than the alternative of a tachogenerator coupled to an A/D 
converter. In addition, they are easily interfaced with the digital control systems now 
widely used. 
The commonly used incremental encoder generates pulses representing the shaft position. 
The output generally includes two signals, referred to as channel A and B, which each 
generate P pulses per revolution and are mutually shifted by a quarter-cycle to permit the 
direction of rotation to be determined. The shift between the two signals enables the 
sensor resolution to be increased by adopting pulse multiplication as each encoder cycle 
is divided into four quarters, each generally referred to as a quadrature count [36]. 
The speed monitoring circuit used here comprises a five-channel digital incremental 
encoder, an interfacing circuit and a software based speed measurement algorithm. The 
five encoder channels include channels A and B and their complements, with the fifth 
channel furnishing a signal that appears once per revolution, normally referred to as a 
marker pulse, and which can be used to provide a reference for position measurements. 
The encoder constant is 1080 pulses per revolution and the output waveforms from 
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channels A and B are shown in Fig. 8.8. 
8.2.2.1 SPEED ENCODER INTERFACE CIRCUIT. 
This comprises a pulse multiplier circuit whose output count is four times that of the 
encoder circuit, a 16-bit software binary timer/counter circuit to count the pulses from the 
multiplier circuit and a 16-bit hardware timer circuit to generate a hardware interrupt 
signal used by the microcontroller to read the speed feedback pulse count, the demand 
speed, test for overspeed and compute the switching pattern. 
The 16-bit software counter/timer circuit was realised using the 16-bit timer2 unit in an 
up/down counter configuration. For proper operation, the relevant Input/Output timer2 
control registers were set or cleared as shown in Table 8.1. 
Table 8.1 
1/0 control register 
and register bit. 
Register bit 
status. 
Control Function. 
IOCO. 3 I Timer2 external reset source (T2RST or HSLO) 
enabled. 
IOCO. 5 0 T2RST pin selected as timer2 external reset 
source. 
IOCO. 7 0 T2CLK pin selected as timer2 clock input. 
IOCI. 3 0 Timer2 overflow interrupt disabled. 
IOC2.0 0 Timer2 to count normally i. e. not to function 
in the fast increment mode. 
IOC2.1 I Timer2 configured as an up/down counter. 
IOC2.5 0 Disable timer2 interrupt on 7FFFH18000H 
boundary. 
IOC3.0 0 Timer2 clock source selected as external. 
By having timer2 record both the positive going and negative going transitions on the 
T2CLK pin, the eventual pulse count is 8 times the output of the incremental encoder and 
the counter provides an additional pulse multiplication stage. This method of pulse 
multiplication was preferred to the use of additional hardware, which would have 
introduced an additional component count and led to increased cost and signal delays. 
136 
Pulse multiplication helps to increase the resolution of the speed monitoring unit as well 
as the accuracy of the speed measurement scheme. 
Fig. 8.8 presents the pulse multiplier and direction of rotation circuits, together with the 
circuit waveforms. The encoder outputs are mechanically produced electrical signals and, 
when the motor rotates slowly, they inherently exhibit slow rise and fall times. Four 
Schmitt triggers protect against any consequent oscillations. 
A simple one-shot based on an RC circuit and an XOR gate generates a pulse at each 
edge of each channel. Signal A' clocks channel B and signal B' channel A, with this 
technique of digital filtering ensuring that repetitive edges on a single channel which occur 
when the motor changes direction without an edge on the other channel are not passed on 
to the microcontroller. The pulse width of the final one-shot was restricted to about 2ps 
to avoid pulse overlap, which is more likely to occur at high speed, leading to pulse 
counting and speed measurement errors. 
Fig. 8.9 shows the 16-bit hardware binary counter used to generate the hardware interrupt 
signal that vectors to location 2004H using pin HSI. 1. The timer also forms part of a 20- 
bit timer/counter circuit that provides control signals to the speed display unit. The timer 
clock signal is derived from the microcontroller clock output CLKOUT pin and the timer 
generates an interrupt pulse every 8ms after a supply voltage crossover. 
8.2.2.2 DIGITAL SPEED MEASUREMENT. 
Commonly used speed measurement schemes either digitize the encoder pulses generated 
within a specified period of time, measure the time duration between consecutive pulses 
or employ a combination of these two methods [37]. The first scheme suffers from low 
resolution and accuracy at low speeds, while the second suffers from the same problems 
at high speeds. The combined approach eliminates these drawbacks but inevitably is more 
complex. 
The scheme adopted in this thesis was based on counting the number of pulses generated 
within a specified period, since this greatly increases the resolution of speed monitoring 
and the accuracy with which speed is measured, even at low speeds. In addition, a pulse 
counting period of 8ms was available, making accurate speed measurements at low speeds 
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possible. A time duration of not less than Ims, was required to read the demand speed and 
the speed feedback pulse count, calculate the speed feedback and, in the case of closed- 
loop control, the speed error, implement the speed control algorithm, and determine the 
required PWM switching pattern. 
The principle of speed detection is illustrated by Fig. 8.10, where thepNpulses counted 
seconds. If t., in Ts' seconds in reality span Ts'+tn-l-tn -1 
is the time between the occurrence 
of the first encoder interface circuit pulse and the start pulse count signal and, tn is that 
between the occurrence of the nth speed interface circuit output pulse and the latch/read 
speed feedback pulse count, the motor speed is 
60 Pv 
-rpm 8P(Tý, 1, +tn-l-tn) 
Pulse multiplication greatly reduces the termtn- I -tn in comparison with T, ', and the speed 
equation can be approximated by 
rpm 
The minimum speed pulse count occurs at the minimum motor speed and the maximum 
at the maximum speed. Thus, for nmin=lrpm, PNmin--=1-152 pulses and for nmax=20OOrpm, 
PNinax=2304 pulses. 
8.2.2.3 DEMAND SPEED INTERFACE CIRCUIT. 
It is important that the demand and actual speed signals have the same form, so that they 
can be compared easily within the control system. In the experimental unit, two octal D- 
type transparent latches with 3-state outputs (74HC573) were used to store the demand 
speed as a 16-bit binary word. This was written into this register using the combination 
of two octal binary switches and resistor networks shown in Fig. 8.7 by pressing the 
load/enable switch. When the HSI Data Available Interrupt occurs, the microcontroller 
initiates a process that reads the demand speed via the 16-bit port comprising Ports 3 and 
4, by configuring these as registers rather than a bus. Accessing Ports 3 and 4 as 1/0 is 
easily achieved from internal registers. To read Ports 3 and 4 requires ones to be written 
to the port registers, to first set the input port configuration circuit. To configure the 16-bit 
port as a register and read the demand speed is accomplished using the set of assembler 
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commands: 
Id port-set, #OFFFFH 
st port-set, I FFEH 
Id sped_dem, I FFEH 
; write ones to Port 3 and 4 
; Read speed demand via Port 3 and 4 and store value 
in register sped-dem. 
where port-set and sped-dem are internal registers used to respectively write ones to the 
port registers and to store the demand speed value. 
8.2.3 PWM SWITCHING PATTERN INTERFACE AND CONTROL SIGNAL 
PROCESSING LOGIC CIRCUIT. 
This circuit has as its inputs the PWM signal generated by the microcontroller, the output 
signal of the current interventionist system, the control signal which determines the 
direction of rotation, the zero-crossing detector output and the control signal generated by 
the microcontroller to specify the polarity of the converter output voltage. A block 
diagram of the drive system showing the various circuit inputs and outputs, in addition 
to the gate drive circuit connections, is given in Fig. 8.11. 
The circuit generates gate signals that ensure overcurrent protection, correct direction of 
rotation and armature voltage polarity in addition to the correct PWM switching pattern. 
The circuit design was carried out using a combination of Karnaugh Maps and Quine 
McCluskey minimization methods as considered next. 
The waveforms used to design the PWM switching pattern interface and control signal 
processing logic circuits are shown in Fig. 8.12, with Figs. 8.12(a) to (g) representing the 
input waveforms and Figs. 8.12(h) and (i) the output waveforms. The gate signals to 
switches S 12(S22) and S4 I (S42) are the complements of those to switches S 11 (S 12) and 
S31(S32) respectively. The number of logic gates was minimised by combining those 
intermediate outputs that are shared in common between the various circuits. 
Table 8.2 is the truth table for the logic circuit that generates the desired converter gate 
signals. The circuit design was based on the following signal convention: 
A= 1 Tower mode 
A=O Tree-wheeling mode 
C=I : Negative half supply cycle. 
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C=O Tositive half supply cycle. 
E= I : Current less than maximum allowed value. 
E= I : Current greater than or equal to the maximum allowed value. 
F=I Torward direction of motor rotation. 
F=O : Reverse direction of motor rotation. 
G= I Tositive voltage polarity relative to direction of rotation. 
G=O : Negative voltage polarity relative to direction of rotation.. 
Tahle 8-2 
G F E c A Sll S21 S31 S41 
0 0 0 0 0 0 1 1 0 
0 0 0 0 1 0 1 1 0 
0 0 1 0 0 o I 1 0 
0 0 1 0 1 1 0 1 0 
0 1 1 0 0 1 0 0 1 
0 1 1 0 1 0 1 0 1 
1 0 0 0 1 1 0 
1 0 1 1 0 1 0 
1 1 0 0 0 0 1 1 0 
1 1 0 0 1 o 1 1 0 
0 0 
.0 
0 1 0 0 1 
0 0 0 1 1 0 0 1 
0 1 0 0 0 1 0 0 1 
0 1 0 0 1 1 0 0 1 
1 0 1 0 0 1 0 0 1 
1 0 1 0 1 0 1 0 1 
0 0 0 1 0 1 0 0 1 
0 0 0 1 1 1 0 0 1 
0 0 1 1 0 1 0 0 1 
0 0 1 1 1 0 1 0 1 
0 1 1 1 0 0 1 1 
0 1 1 1 1 1 0 1 0 
1 1 1 1 0 1 0 0 1 
1 1 1 1 1 0 1 0 1 
1 1 0 1 0 1 0 0 1 
1 0 1 1 1 0 0 1 
o o 1 0 0 1 1 0 
0 0 1 1 0 1 1 0 
0 1 0 1 0 0 1 1 0 
0 1 0 1 1 0 1 1 0 
0 1 1 0 0 1 1 0 
I o iI II I i L-0- I o 
The output functions can be described using the minterm designation [38] 
fS I I, S 2(ACEFG)=Em(2,3,5,6,8,9,12,15,16,17,20,23,26,27,29,30) 
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fS21, S22(A, C, E, F, G)=Y, m(O, 1,4,7,10,11,13,14,18,19,21,22,24,25,28,3 1) 
fS3 1, S32(A, C, E, F, G)=Ym(0,1,4,5,10,11,14,15,18,19,22,23,24,25,28,29) 
and 
fS4 1, S42(A, C, E, F, G)=Em(2,3,6,7,8,9,12,13,16,17,20,21,26,27,30,3 1) 
A Kamaugh map representation of these output functions which were used for the circuit 
design is given in Fig. 8.13. 
8.2.4 ANALOG SPEED SIGNAL CIRCUIT. 
This circuit provides an analog signal proportional to the motor speed. The analog speed 
signal shown in Fig. 8.14 uses a frequency-to-voltage converter IC (TSC9400), and has 
as its input the digital incremental encoder output pulse train. The output of the frequency- 
to-voltage converter is scaled to give an output voltage of lOOmV per rpm and plots of 
this signal represent the speed characteristic of the drive. 
8.2.5 SPEED DISPLAY CIRCUIT. 
A visual readout display of the motor speed was obtained using the BCD counter circuit 
shown in Fig. 8.15 to convert the encoder pulse train into an equivalent decimal number. 
The 7224 4-decade counter/driver IC (RS data 3970) drives directly a 7-segment common- 
anode LCD display and acts as the central part of this circuit. The device count is 
controlled using a pair of commands (STORE and RESET) generated by an enhancement 
of the timer circuit discussed in section (8.2.2.1). Using an AND gate, the pulse train is 
gated with the gating signal generated using a 4-bit timer circuit. The counter active time 
is 56ms with a hold time of 0.32sec. to ensure visual stability. The onboard oscillator of 
the 4-decade counter/timer driver is designed to run freely at 16kHz. The oscillator 
frequency is divided by 128 to provide the backplane frequency of about 125Hz with the 
oscillator running freely. 
8.3 SOFTWARE DESIGN. 
Software developed for both open-loop and closed-loop control of the drive consisted, in 
both cases, of a main program for hardware and software initialisation of the 80C196KC 
peripherals and programming of the control tasks. A general block diagram is shown in 
Fig. 8.16. For open-loop control, the control tasks include: 
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1) Detection of overspeed conditions. 
2) Synchronisation of the converter gate signals with the supply voltage. 
3) Computation of the converter switching angles, storing in RAM and loading the 
switching angles into the Content Addressable Memory (CAM) register that 
allows the HSO unit to be used for PWM waveform generation. 
4) Implementing a motor soft-start scheme. 
For closed-loop control the additional tasks that are required are: 
1) Reading the motor speed feedback pulse count. 
2) Calculating the motor speed error and determining whether it is within 
acceptable limits. 
3) Implementing the closed-loop speed control algorithm, the output of which 
determines the control voltage to be applied to the armature circuit. 
4) Computing the switching angles corresponding to the required armature voltage. 
After the initialisation process is complete, the 80C 196KC enters the Idle Mode to 
preserve power while not performing control tasks. System operation is purely interrupt 
driven with the HSI, HSO and EXTINT1 interrupt service routines performing the various 
control tasks. 
8.3.1 OPEN-LOOP CONTROL. 
The main initialisation routine executes immediately after reset to initialise the 80C 196KC 
peripherals, sets the overall hardware interrupt priority hierarchy and enable the interrupt 
driven tasks. A flow-chart of the initialisation routine is shown in Fig. 8.17. The constants 
and variables needed are loaded into register space for fast execution. Floating-point 
arithmetic is carried out using the inbuilt 8096 floating-point arithmetic subroutines, which 
have to be declared as External during initialisation. 
Software was written in Assembler language, although the High-level C language or a 
combination of the two languages could also have been used. Assembler was chosen 
primarily because it was possible to determine accurately the time required to execute the 
various commands and hence the time taken to execute the interrupt service routines, 
something not possible with aC program due to the unavailability of a profiler. High-level 
languages also tend to result in lengthy and slower object code. Determining the time 
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taken to execute the interrupt subroutine used to calculate the switching angles was 
necessary, as this influenced the time allocated to pulse counting. Floating-point arithmetic 
helps to reduce the controller parameter sensitivity to the microcontroller wordlength, thus 
increasing the accuracy with which the digital controller is implemented. 
After initialisation, the various peripherals are programmed to handle the control tasks; 
timer2 is programmed as an up/down counter with T2CLK as the reset source, while 
T2CONTROL. 0 (IOC3.0) control register is used to select timer2 clock source as 
explained earlier. 
Finally, timerl and timer2 overflow interrupts are disabled and the initial set of switching 
angles calculated and loaded into RAM, after which the Idle Mode is entered to conserve 
power. The service routines execute as each individual interrupt control task requires 
servicing. The control tasks of each software service routine are discussed below. 
8.3.1.1 HSI DATA AVAILABLE INTERRUPT SERVICE ROUTINE. 
The HSI. 1 pin is programmed to cause an HSI Data Available Interrupt on a single 
positive going transition at the pin. This service routine executes once every half supply 
cycle, the interrupt request occuring 8ms after the voltage crossover. The routine: 
1) Reads the demand speed as a 16-bit binary word and converts it into a floating 
-point decimal value. 
2) Reads the speed feedback pulse count, calculates speed and test for overspeed 
conditions and, in the event of an overspeed, takes the steps necessary to remedy 
the situation by initially reducing the armature voltage. In the event that the 
speed is not reduced to a safe level the motor is stopped. 
3) Calculates the armature voltage to be applied to the motor and, using this value, 
computes the required set of switching angles and stores them in RAM. 
To avoid armature current inrush during starting, the armature voltage is increased 
gradually using software control to achieve acceleration times similar to those using 
closed-loop control. A linear increase in armature voltage used such that, for a demand 
speed equal to the rated speed, about 0.2s is taken to attain full speed. A flow-chart for 
the HSI Data Available Interrupt service routine used during open-loop control is shown 
in Fig. 8.18. 
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The relatively large armature resistance of the motor causes a large voltage drop, and to 
reduce the effect of this on the speed, the armature voltage is slightly increased. To avoid 
system malfunction if the armature voltage exceeds the converter capability, a comparison 
is made and steps are taken to reduce the armature voltage to this upper limit if it is 
greater. 
The hardware interrupt priority hierarchy allocates the HSI Data Available interrupt the 
lowest priority, and can be interrupted to allow for servicing of the other service routines. 
In a properly functioning system it is only the HSO service routine that can interrupt, as 
an interrupt by EXTINT1 at a time other than at a supply voltage crossover would 
actually represent a malfunction. 
8.3.1.2 EXTINTI INTERRUPT SERVICE ROUTR*4E 
The EXTINTI interrupt service routine executes at the beginning of every supply half- 
cycle, with its function being to ensure that the gate signals are synchronised with the 
supply voltage. This is achieved by first clearing the entire contents of the CAM so that 
the output PWM waveform is determined only by those switching angles that are loaded 
into the CAM over a given half-period of the supply voltage. In all there are 24 
switchings per half-cycle of the supply, two of which correspond to the voltage crossover 
point. This service routine loads the first batch of six switching angles onto the CAM 
from RAM and it has the highest hardware priority. 
The HSO unit of the 80C196KC can generate up to four PWM waveforms and the HSO 
unit triggers events based on timerl or timer2. As mentioned earlier, the HSO commands 
are loaded onto the CAM which specify the time, event to take place, the HSO pin(s) 
used, the timer used as a reference and whether or not the event is to cause an interrupt 
and, if so, whether it is a HSO pin or software interrupt. Timerl is used as the reference 
timer and HSO. 1 pin as the PWM output pin. An HSO pin interrupt is generated 
everytime a successful sixth comparison of the CAM registers takes place, to signal to the 
microcontroller that it is time to load the next batch of six switching angles into the CAM. 
Due to the nature of the PWM waveform, the first comparison always coincides with 
driving the HSO pin low, the second event is to drive the pin high, and so on. The two 
upper-half converter switches SII and S 12 of converters 1 and 2 and S21 and S22 (again 
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of converters I and 2), require complementary gate drive signals. Although both signals 
could have been generated using the microcontroller this would have meant doubling the 
number of interrupt calls needed to load the switching angles over a half supply cycle 
period. The second PWM waveform was therefore generated using an invert logic gate. 
A flow-chart for the EXTINTI interrupt service routine is shown in Fig. 8.19. 
8.3.1.3 HSO INTERRUPT SERVICE ROUTINE. 
This service routine executes three times during every half-cycle of the supply and its 
function is to load the remaining 18 switching angles onto the CAM in three batches of 
six angles each. The routine has the second highest hardware priority, and it is called 
everytime there is a successful comparison of the sixth CAM entry which causes a HSO 
pin interrupt. The routine is similar to the EXTINTI service routine, except that it does 
not perform any synchronisation tasks. A flow-chart for the HSO interrupt service routine 
is shown in Fig. 8.20. 
The look-up table used to store the switching patterns was partitioned into 24 segments, 
one for each switching angle. Each segment has 18 entries if voltages are stored in steps 
of IOV and 35 entries if 5V steps are used. This gives the maximum ROM space 
requirements for the storage of look-up tables as 1680 bytes. No significant differences 
in accuracy were observed over most of the converter output voltage range when the 
results of the IOV and 5V implementations were compared. Only at high voltages, where 
the voltage/switching angle characteristics are nonlinear, does the 5V implementation yield 
more accurate results. 
Timerl has a resolution of lps when a 16MHz clock frequency is used, and this 
determined the accuracy with which the switching angles can be stored in the look-up 
tables. At 50Hz, 1800 is equivalent to 10,000gs. The switching angles were converted into 
their equivalent switching times to within the nearest lps i. e. to an accuracy of 0.0180. 
The look-up table entries could only be accessed using integer arithmetic, so the demand 
voltage was converted to an integer value which was used to compute the table pointer. 
The look-up tables were formed in a manner that allowed an accuracy of two decimal 
places to be achieved for the output voltage. This was realised by multiplying the actual 
voltage by 100, which explains why it is necessary to multiply the controller output by 
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a scale factor of 100 when IOV steps are used and, by 50 when 5V steps are used. Thus 
table pointers of 001,101 and 17000 represent output voltages of 0.01V, LOW and 170V 
respectively. 
Both the resolution of timerl and the need to use integer arithmetic introduced errors, 
which caused the switching times stored in the look-up tables and the actual PWM 
switching patterns to depart slightly from their theoretical values. The switching angles 
calculated using the iterative method discussed in chapter 5 and used to implement the 
computer simulation models were calculated to an accuracy of O. ImV for the output 
voltage and O. Olm. A for supply current harmonics. 
8.3.2 CLOSED-LOOP CONTROL. 
The EXTINTI and HSO service routines for closed-loop control are similar to those for 
open-loop control but the HSI routine is different. As before, the main initialisation 
routine defines all the external floating-point arithmetic subroutines that are to be used, 
sets aside RAM space for data storage and working register space, initialises constants and 
variables required for closed-loop control and stores them in RAM for faster execution. 
Closed-loop control requires more register space than open-loop control and the 488 bytes 
of onboard RAM available on the 80C196KC was adequate in both cases. 
8.3.2.1 HSI DATA AVAILABLE SERVICE ROUTINE. 
As in the case of open-loop control, this routine executes once every half-cycle of the 
supply, and it performs the following tasks: 
1) Calculates the speed error. 
2) Tests the polarity of the converter voltage and generates a control signal used 
to ensure that the appropriate switch gating sequence is used for the voltage to 
be of the right polarity and 
3) Implements the closed-loop speed control algorithm. 
This is in addition to those tasks performed by the open-loop control service routine, with 
the exception of the motor soft-start task which is incorporated into the speed control 
algorithm. 
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A pseudo-derivative feedback control algorithm is used to control the motor speed, with 
proportional and derivative action in a minor feedback loop and the integral action term 
in the forward path. The algorithm also controls the important system characteristics of 
the motor: settling time, steady-state error and system stability. 
Selection of the three controller gain constants is critical in providing a fast system 
response with good system characteristics. The control algorithm was slightly modified 
to improve both the system response and system stability by clamping the integral term 
to prevent system reset windup or integrator buildup [34]. This eliminated the instability 
caused by an extremely large integral term which could occur after a long time with large 
errors, especially during speed transients. The control algorithm was realised using the 8- 
operator [39] to minimise coefficient sensitivity to microcontroller wordlength. The 
process of gain selection was discussed in chapter 7. 
Fig. 8.21 presents the software flow-chart for the control algorithm. Initially, the output 
is scaled, and the voltage polarity relative to the direction of rotation is tested. A control 
signal is generated to ensure that the correct gate signals are applied to the converter. The 
voltage magnitude is tested to ensure that it does not exceed the converter upper limit and 
it is set to the maximum value in the event that this limit is exceeded. Using the 
magnitude of the armature voltage the look-up tables are accessed and, using an 
interpolation method, the switching angles corresponding to the armature voltage are 
calculated and stored in RAM. The software flow-chart shown in Fig. 8.22 explains how 
the switching angles corresponding to the output of the pseudo-derivative feedback control 
algorithm are calculated using linear interpolation. 
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Fig. 8.2 Intel 8OC196KC Memory Map. 
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Number Source Vector 
Location 
Priority 
INT15 NMI 203EH 15 
N/A PTS Table (1) 
INT 14 HSI FIFO Full 203CH 14 
INT13 EXTINTI 203AH 13 
INT12 TIMER2 Overflow 2038H 12 
INTI I TIMER2 Capture 2036H II 
INTIO 4th Entry into HSI FEFO 2034H 10 
INT09 RI 2032H 9 
INT08 TI 2030H 8 
SPECIAL Unimplemented Opcode 2010H N/A 
SPECIAL Trap 2010H N/A 
INT07 EXTINT 200EH 7 
INT06 Serial Port 200CH 6 
INT05 Software Timer 200AH 5 
INT04 HSI. 0 Pin 2008H 4 
INT03 Hig Speed Outputs 2006H 3 
INT02 HSI Data Available 2004H 2 
INTOI AfD Conversion 
Complete 
2002H I 
INTOO Timer Overflow 2000H 0 
1) PTS interrupts have higher priority than all other interrupts except NMI. 
(a) 80C 196KC Interrupt priorities. 
Interrupt Sources 
F Transition 
Detector 
0008H, 0013H 
Global Enable Int Pending Int Mask 
BIT(PS) 
II 
Register 
II 
Register 
8OC196KC 
28 Sources 
18 Vectors 
Priority 
Encoder 
Vector Status 
(b) Intel 80C 196KC interrupt structure. 
Fig. 8.5 Interrupt Priorities and interrupt structure of Intel 80C196KC. 
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Fig. 8.8 Speed Measurement Interface circuit. 
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(d) Encoder interface output pulse train 
Fig. 8.10 Principle of speed measurement 
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I 
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(c) zero-crossing detector output. 
7r 
C 
(d) zero-crossing detector output. 
7F 
Fig. 8.12 PWM switching pattern interface input and output circuit waveforms. 
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I (o) microcontroller PWM output waveform. 
(e) current interventionist system output. 
(t) motor direction ot rotation. 
(g) converter voltage polarity relative to direction of rotation. 
(h) vatin Pr -, i vnal for switch SII IS 12). 
(i) gating signai tor switcn 
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(a) output function for switches S 11 and S 12. 
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(b) output function for switches S21 and S22. 
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(c) output function for switches S31 and S32. 
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(d) output function for switches S41 and S42. 
Fig. 8.13 Karnaugh map representation Of Output switching functions. 
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EXTINT1 interrupt service 
routine. This service routine 
synchronises PWM waveform 
generation with the supply 
voltage in additon to loading 
the first batch of six switching 
angles onto CAM from RAM. 
The routine also specifies the 
time to call the HSO routine. 
Main program for initialisation 
HSI Data Available interrupt 
service routine. Reads speed 
feedback pulse count, reads 
demand speed value, tests for 
overspeed conditions and takes 
any corrective measures that 
might be required as well as 
implementing the control 
algorithms. 
Fig. 8.16 General block diagram of software. 
START 
Declare external floating-point 
arithmetic subroutines that are to 
be used. 
Set aside RAM space for storing 
switching angles, initialise registers, 
control constants and variables. 
Establish the overall hardware 
interrupt priority. 
HSO interrupt service 
routine. This service 
routine loads the 
remaining 18 switching 
angles onto CAM from 
RAM in batches of six 
The routine also 
specifies the time to 
load the next batch. 
- select timer2 reset source as external. 
- select T2RST pin as the input for the timer2 external reset source. 
- select timer2 clock as external. 
select 72CLK pin as timer2 clock input. 
configure timer2 as an up/down counter. 
Mask all unnecessary interrupts and 
Enable all the Umnasked interrupts. 
Enter idle Mode to conserve power and wait 
for interrupts. 
Fig. 8.17 Flow-chart for the main initialisation routine. 
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HSI interrupt service routine 
interrupt call. 
Read the demand speed 
Read speed feedback pulse 
count and calculate speed. 
Is the speed 
greater than 
upper limit ? 
No 
Calculate the an-natui 
voltage to be applied 
to the motor. 
Calculate the set of 
angles corresponding to the 
armature voltage and store 
them in RAM space set aside. 
Return from interrupt call or 
Enter into Idle Mode to conserve 
power while awaiting interrupt a 
Yes 
Reduce the armature 
voltage to a predetermined 
value. 
Fig. 8.18 Flow-chart for HSI Data Available interrupt service routine 
applicable to open-loop control. 
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EXTINT1 interrupt service 
routine interrupt caH. 
Synchronise PWM waveform generation with the 
supply voltage by clearing the entire CAM register file 
and point to the starting address of data table in RAM. 
Load first batch of six switching angles onto CAM 
from RAM to initiate PWM waveform generation and 
specify time to call HSO interrupt service routine. 
Return from interrupt call or 
Enter into Idle Mode to conserve power 
while awaiting an interrupt call. 
Fig. 8.19 Flow-chart for the EXTINT1 interrupt service routine. 
HSO pin interrupt service routine 
interrupt caU. 
Load the next batch of switching angles onto the 
CAM from RAM to enable the continuation of 
the PWM waveform generation and specify the time 
to load the next batch of switching angles. 
Return from interrupt call or 
Enter into Idle Mode to conserve 
power while awaiting interrupts. 
Fig. 8.20 Flow-chart for the HSO pin interrupt service routine. 
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HSI Data Available interrupt 
service routine interrupt call. 
Read demand speed 
Read speed feedback pulse 
count and calculate speed. 
Is the 
speed greater than the 
---, upper jimit _--- 
+ No 
Calculate speed error. 
Yes Is the - 
speed error 
acceptable 
No 
Implement the speed control algorithm used to 
determine the armatu e voltage. i. e. cont-volt. 
A 
Determine the voltage polarity 
and generate a control signal to 
specify converter gating signals 
that ensure the right voltage 
polarity relative to direction of 
rotation. 
, -' Is the demand--,, 
voltage greater than the 
converter max 
---ýýoutpu 7"' 
No 
PWM switching 
pattern to remain 
unchanged. 
Access the lookup table and 
using linear interpolation 
calculate the set of switching 
angles corresponding to 
cont-volt and store them in 
RAM. 
Yes 
Reduce armature 
voltage to a 
predetermined level. 
B 
Yes 
I cont-vOlt=Vdc4nax I 
Return from interrupt call or Enter 
into Idle Mode to conserve power 
while awaiting interrupt calls. 
Fig. 8.21 Flow-chart for HSI Data Available routine used with closed-loop control. 
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A 
cont - volt= 
100.0*cont-volt 
i. e. scale controller output. 
Is voltage pot! ty 
ve v 
jon> I of 
positive or negative "UV 
relative to direction of 
+ve rotation ? -ve 
Polarity-pin 
- setý-I. Polarity-set-pin=O i. e. drive the polarity Le drive polarity set 
control pin high. pin low. 
Is the demand 
ý,, 
ýývoltage greater dm the 
Yes converter maximum 
output ? 
cont-voltýVdcýmax 
i. e. limit output voltage. no 
Tab-ptr=INT(cont 
- volyscale) i. e. calculate table pomter. 
Low tab input=Tab_ptr*scale. 
i. e. je-term-m*e, the low table input. 
LD out low, table_(ak, . 
8k)[tab-ptr] 
LD ouL-highq (table-(ak) Pk)+2)[tab_ptrl 
Repeat for the i. e. fetch the lower and upper table inputs. 
remaining angles. 
] 
No 
com_volt2=cont_volt*(Out-high-out-low) 
cc11 alculations trg tme=(cont volt2/scale)+out low 
c com leted 
"/Z ompleted ST trg-tme, [tmp-tinel+ 
i. e. use linear interpolation to calculate the 
Yes switching angle and store in RAM address [tmp_tinel 
Return from interrupt call 
or Enter Idle Mode. 
Fig. 8.22 Flow-chart detailing how look-up tables are used to calculate angles. 
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CHAPTER NINE 
ANALYSIS OF DRIVE PERFORNUNCE. 
This chapter compares the performance of the various drive systems in terms of their 
armature harmonic-current copper losses and the total armature copper loss. Consideration 
is also given to the supply current, armature current and armature voltage harmonic 
spectra and the total system losses, including switching and iron losses, and speed ripple. 
Simulation results are presented first, followed by comparative experimental results. 
In the case of simulation results, a harmonic analysis program (GAFA_1 1) was used to 
evaluate the majority of the performance parameters for the drive systems. For ease of 
comparison, the results are presented in the form of performance characteristics. 
The phase-controlled converter yields a maximum output voltage of 216.5V when fed 
from a 240V single-phase supply. This is taken as lp. u. and corresponds to a no-load 
base speed of 1977rpm. The PWM-controlled converter when fed from a similar supply 
has a maximum output voltage of 172V, equivalent to 0.8p. u. 
9.1 LOAD-SIDE PERFORMANCE PARAMETERS. 
Variations of the armature current form-factor, RMS and average armature current, 
armature harmonic-current copper loss and total armature copper loss with average 
armature voltage for various load conditions are presented below, together with the 
converter output voltage and armature current harmonic spectra. 
9.1.1 AVERAGE ARMATURE CURRENT, RMS ARMATURE CURRENT AND 
ARMATURE CURRENT FORM-FACTOR. 
Variations in the armature current form-factor with average armature voltage for different 
loads, and for the various drives, are shown in Figs 9.1 (a) to (c), and it is evident that the 
SHE-control strategies result in lower values of form-factor than phase-control, for the 
same load conditions. When phase-control is employed, the form-factor for a constant 
load torque decreases with increasing armature voltage (and hence speed), while the 
opposite is true when SHE-control is employed. This arises because the second-harmonic 
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armature voltage, and hence the armature current ripple, both decrease with an increase 
in the average armature voltage with phase-control, whereas the opposite is true for SHE- 
control. 
Figs. 9.2 and 9.3 show respectively the variations of RMS and average armature current 
with average armature voltage, for various load conditions. Comparing Figs. 9.2(a) and 
(b) with 9.2(c), and 9.3(a) and (b) with Fig. 9.3(c) shows that, for a given load torque, 
phase-control results in a higher RMS armature current than does SHE-control, despite 
the average armature current being the same in both cases. This results from the larger 
armature harmonic-current when phase-control rather than SHE-control is employed, 
which is evident from Fig. 9.4. 
9.1.2 ARMATURE HARMONIC-CURRENT COPPER LOSS. 
Fig. 9.5 presents the variation of armature harmonic copper loss with average armature 
voltage. Comparing Figs. 9.5(a) and (b) with 9.5(c), it is evident that SHE-control yields 
lower harmonic-cuffent copper losses than does phase-control. This can be attributed to 
the lower RMS armature harmonic-cuffent with SHE-control compared with phase- 
control, as is evident from Fig. 9.4. Armature harmonic copper loss increases with 
armature voltage and hence with speed when SHE-control is employed, while the reverse 
is true when phase-control is employed. This a consequence of the manner in which the 
second-harmonic armature current varies with the armature voltage, as explained earlier. 
9.1.3 TOTAL ARMATURE COPPER LOSS. 
The variation of total armature current copper loss with average armature voltage is 
shown in Fig. 9.6. Comparing Figs. 9.6(a) and (b) with 9.6(c) shows that, for a given load 
torque, SHE-control yields a lower total armature copper loss than does phase-control. For 
a given torque and speed, the average armature current is the same for both strategies but 
phase-control gives higher harmonics and hence a higher RMS current. 
9.1.4 ARMATURE CURRENT AND VOLTAGE HARMONIC SPECTRA. 
The armature current harmonic spectra for conventional SHE-control, optimal SHE- 
control and phase-control are shown in Figs. 9.7(a), (b) and (c) respectively. It is evident 
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from Figs. 9.7(a) and (b) that the armature current harmonics for conventional and 
optimal SHE-control are similar, and that both strategies yield second-harmonic currents 
of the same magnitude. In both cases, the 22nd and 24th harmonic currents are the most 
significant, after the 2nd. 
The armature voltage harmonic spectra for conventional SHE-control, optimal SHE- 
control and phase-control are shown in Figs. 9.8(a), (b) and (c) respectively. Again, the 
most significant harmonics after the 2nd are the 22nd and 24th. Fig. 9.8 shows that the 
second-harmonic voltage has the same magnitude for both SHE-control strategies, with 
a peak value equal to that of the average converter output voltage. With optimal SHE- 
control there is also a 4th harmonic of significant magnitude. 
With phase-control, an infinite number of odd current and voltage harmonics are present, 
as is evident in Figs. 9.7 and 9.8. Unlike the case of SHE-control however, their 
magnitudes diminish in an inverse relationship with their order. The voltage second- 
harmonic has a peak value higher than the RMS supply voltage, which may be up to 20% 
greater at low speeds. This explains the large armature current form-factor at low speeds 
(Fig. 9.1) for phase-controlled drives, and also the large second-harmonic armature 
current. 
9.1.5 IRON LOSSES. 
These arise due to eddy currents and hysteresis in the machine iron. Fig. 9.8 shows that, 
with phase-controlled drives, low-order voltage harmonics are the most significant and 
they therefore contribute most towards the iron losses, while with PWM-control the high- 
order voltage harmonics are more significant. Since the losses are influenced by both 
magnitude and frequency, it is then these higher harmonics that contribute most. 
9.2 SUPPLY-SIDE PERFORMANCE PARAMETERS. 
Variations of RMS supply current, fundamental displacement factor, supply power factor 
and RMS third-harmonic supply current with average armature voltage, together with the 
supply current harmonic spectrum, are used to evaluate the supply-side drive performance. 
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9.2.1 RMS SUPPLY CURRENT 
The variation of the RMS fundamental supply current with the average armature voltage 
is given in Fig. 9.9, and that of the RMS supply current in Fig. 9.10. Comparison of Figs. 
9.9(a) and (b) with 9.9(c) and also Figs. 9.10(a) and (b) with 9.10(c), shows that SHE- 
control leads to smaller magnitudes of both the fundamental and total RMS supply 
currents, compared with phase-control for similar load conditions. When SHE-control is 
employed, the fundamental and total RMS supply currents increase with armature voltage 
and hence speed, if the load torque remains constant. Phase-control on the other hand 
results in an RMS fundamental supply current and total RMS supply current that varies 
only slightly with armature voltage and hence speed. 
9.2.2 FUNDAMENTAL DISPLACEMENT FACTOR. 
The variations of fundamental displacement factor with average armature voltage and 
hence motor speed are shown in Fig. 9.11. Comparing Figs. 9.11 (a) and (b) with 9.11 (c), 
it is evident that with constant armature voltage, the fundamental displacement factor 
increases with increasing load torque, for both SHE-control and phase-control. If, on the 
other hand, the load torque is constant and the speed is varied, the fundamental 
displacement factor varies only slightly with increasing armature voltage when PWM- 
control is employed, but increases noticeably when phase-control is employed. This 
means that the reactive volt-ampere requirement for a phase-controlled drive will decrease 
with increasing armature voltage and hence speed, if the load conditions remain 
unchanged. It is partly for this reason that drives employing phase-control draw an RMS 
fundamental supply current that varies very little with increasing armature voltage and 
hence speed, the other reason being that the second-harmonic armature current and hence 
third-harmonic supply current decreases, with increasing armature voltage. 
SHE-control yields a fundamental displacement factor that decreases only slightly as the 
armature voltage increases. Ideally, the fundamental displacement factor should be unity 
with SHE-control, and the departure from this is due primarily to the effect of the 
armature current ripple on the supply-side ripple. Fig. 9.12(a) presents the supply current 
waveform for a SHE-controlled drive, and the distortion of the waveform due to the 
armature current ripple is evident. The distortion of the supply current waveform gives 
rise to a fundamental supply current that is not cophasal with the supply voltage. 
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Armature harmonic-current also causes the fundamental displacement factor to deteriorate 
when phase-control is employed. Fig. 9.12(b) presents the variations of ideal and actual 
fundamental displacement factor for a phase-controlled drive. The ideal curve is obtained 
by considering the firing angle delay required to give the desired average armature 
voltage. In general, PWM-control results in higher values of fundamental displacement 
factor than does phase-control as is evident from Fig. 9.11. 
9.2.3 THIRD-HARMONIC SUPPLY CURRENT AND DISTORTION FACTOR. 
Figs. 9.13(a), (b) and (c) present the variations of third-harmonic RMS supply current 
with average armature voltage for conventional SHE-, optimal SHE- and phase-control 
respectively. It is evident from Figs. 9.13(a), (b) and (c), that SHE-control results in a 
lower third-harmonic supply current than does phase-control. It is only at high armature 
voltage that phase-control gives a lower third-harmonic of the supply current than does 
PWM-control. When phase-control is employed, this harmonic generally decreases with 
increasing armature voltage, while the reverse is true for PWM-control, the reason being 
the manner in which the second-harmonic armature voltage varies. With phase-control, 
and at high load torque, the variation of the supply current third-harmonic with armature 
voltage is similar to that of a PWM-controlled drive. It is also evident that optimal SHE- 
control results in a lower third-harmonic supply current than does conventional SHE- 
control. 
Fig. 9.14 presents the variation of the distortion factor with armature voltage. It is evident 
that the distortion factor generally increases with both load torque and armature voltage 
when phase-control is employed, but remains fairly constant with SHE-control. 
9.2.4 SUPPLY POWER FACTOR. 
From the variation of supply power factor with average armature voltage given in Fig. 
9.15, it is clear that SHE-control results in a much higher supply power factor than does 
phase-control. Figs. 9.11,9.14 and 9.15 reveal that the effect of armature current ripple 
on the supply power factor is firstly to distort the supply current waveform, and thereby 
reduce the fundamental displacement factor, and secondly to introduce an extra odd 
harmonic-current, which again reduces the supply power factor. Employing optimal SHE- 
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control improves the supply power factor, as a result of increased fundamental 
displacement and distortion factors. 
9.2.5 SUPPLY CURRENT HARMONIC SPECTRUM. 
It is evident from the supply current harmonic spectrum of Figs. 9.16(a) and (b) that 
SHE-control strategies yield RMS supply current components of equal magnitudes for 
similar load conditions, with the main difference being that optimal SHE minimises or 
eliminates the third-harmonic. 
On the other hand, phase-control yields higher fundamental and third-harmonic supply 
currents than does PWM-control as is evident from Fig. 9.16(c). The phase-control 
strategy results in a supply current containing all the odd harmonics, with progressively 
diminishing magnitudes. With SHE-control strategies, the next significant supply current 
harmonic above the 3rd is the 21st, although the most significant harmonic is the 23rd. 
Ideally, a 21st harmonic is not present with SHE-control strategies, although one exists 
due to the effect of armature current ripple. 
9.3 COMPARISON BETWEEN PSEUDO-DERIVATIVE CONTROL 
AND PID-CONTROL. 
Dynamic response characteristics for a closed-loop SHE-controlled drive with a pseudo- 
derivative feedback controller are presented in Figs. 9.17,9.19, and 9.21. Similar 
characteristics for a closed-loop drive employing PID-controller in its forward path are 
shown in Figs. 9.18,9.20 and 9.22. 
9.3.1 SPEED RESPONSE CHARACTERISTICS. 
Comparing the characteristics for a drive employing a pseudo-derivative controller (Figs. 
9.17(c), 9.19(c) and 9.21(c)), with those for a drive employing a PID-controller (Figs. 
9.18(c), 9.20(c) and 9.22(c)), shows that the former results in a constant speed rise-time 
irrespective of the demand speed, and the latter in a rise-time that increases with 
increasing demand speed. This difference can be explained by observing that, with 
pseudo-derivative feedback control, the applied armature voltage has lower peak values. 
In addition, the armature current has either a lower peak value or a shorter duration peak 
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value, for similar operating conditions. This results in higher acceleration torques and 
hence shorter acceleration times for the PID-controlled drives at low demand speeds. 
9.3.1.1 SPEED REDUCTION AND REVERSAL. 
Figs. 9.23 and 9.24 present dynamic response characteristics for pseudo-derivative and 
PID-controlled drives, when the demand speed is reduced suddenly, and the dynamic 
response for a greater change in the demand speed is shown in Figs. 9.25 and 9.26. It is 
evident that, with pseudo-derivative control, the time for the speed to decrease from its 
initial steady-state value to the new demand speed, is the same as when the speed of the 
motor is increased from zero to any desired demand speed. 
From Figs. 9.23(c) and 9.24(c) it is evident that the initial deceleration is higher, 
following a command to decrease speed with PID-control than with pseudo-derivative 
control. It is also evident that, despite this high initial deceleration, the settling time is 
comparable to that of the pseudo-derivative control, if the decrease in speed is not large. 
When the decrease is large, the pseudo-derivative feedback drive attains steady-state 
speed faster than does the PID-controlled drive. 
Fig. 9.26(c) shows that, with PID-control, a large decrease in demand speed can result 
in an unsatisfactory system response, with controller gains that give satisfactory responses 
for step speed increments. This is unlike pseudo-derivative control, where gains that result 
in a satisfactory dynamic response for an increasing demand speed, will also give a 
satisfactory response for a speed decrease. 
Fig. 9.27 and 9.28 illustrate the dynamic response for pseudo-derivative control and PID- 
control, when the demand speed is changed from 104.72rad s-' in the forward to 20.95rad 
s-' in the reverse direction. The main difference between pseudo-derivative and PID- 
control is the manner in which the armature voltage changes. With the former the voltage 
changes gradually, while with the latter the maximum available voltage is applied 
immediately and maximum available torque is produced. For a speed decrease or reversal 
with PID-control, negative voltage is applied initially to the armature for rapid 
deceleration. The change in voltage can exceed the maximum converter output voltage, 
and could in fact be twice the maximum converter output voltage. The armature current 
may exceed the safe limit, as shown in Figs. 9.26(a) and 9.28(a). During this time the 
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drive free-wheels, which explains why the supply current is zero, and it is not under the 
control of the speed loop. In contrast, the gradual change in the voltage with pseudo- 
derivative control minimises the possibility of large armature current surges, and ensures 
that the drive remains under the control of the speed loop. 
PID-control results in a performance similar to that discussed in section (7.2.2.1) where 
the converter upper limit voltage is increased, making the speed response have higher 
overshoot peaks. This makes the design of a PID-controller more involved than that of 
a pseudo-derivative controller, since it is necessary to consider both increases and 
decreases in speed. A method to improve the performance during speed reversal with 
PID-control would be to bring the motor to a standstill, and then to issue a speed reversal 
command. However, this results in a more complex controller and a slower response due 
to the need for a dead-time. 
9.3.1.2 EFFECTS OF LOAD TORQUE DISTURBANCE. 
Figs. 9.19(c) and 9.20(c) present respectively speed response characteristics for pseudo- 
derivative and PID-controlled drives when the load torque is increased. It is evident that 
the PID-controlled drive takes longer than the pseudo-derivative controlled drive to 
recover to its steady-state speed. 
9.4 SPEED RIPPLE. 
The variation of the second speed harmonic with the average speed is shown in Fig. 9.29. 
It is evident that the ripple is independent of the load torque for both SHE- and phase- 
control, although its magnitude changes with the average speed (average armature 
voltage) under SHE-control but remains almost constant under phase-control. SHE-control 
results in a lower speed ripple than does phase-control and, in both cases, the ripple is 
significant over the entire speed range under consideration. Comparison of Figs. 9.23(c), 
9.25(c) and 9.30(b) also shows that phase-control results in a higher speed ripple. 
9.5 EXPERIMENTAL RESULTS. 
The following sections discuss and compare the experimental performance of 
conventional and optimal SHE-controlled drives, as well as the performance of a closed- 
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loop drive employing pseudo-derivative feedback control. Comparison is also made 
between experimental and simulated results. 
9.5.1 CONVENTIONAL AND OPTIMAL SHE-CONTROL STRATEGIES. 
Photographs of the experimental converter model and of the complete drive system are 
shown in Fig. 9.3 1, with a circuit diagram of the complete system being given in Fig. 8.6. 
Waveforms for the PWM switching pattern interface and control signal processing logic 
circuit discussed in section (8.2.3)'are given in Fig 9.32. Fig. 9.32(a) shows the output 
of one of the two PWM switching pattern interface circuit output signals. Figs. 9.32(b), 
(c) and (d) show respectively the zero-crossing detector output waveform, referred to as 
signal C in Figs. 8.11 and 8.13, the microcontroller PWM output waveform, referred to 
as signal A, and the signal used to synchronise the converter with the supply. 
Figs. 9.33 and 9.34 present the gate drive signals for the converter switches for 
conventional and optimal SHE-control strategies. It is evident that the signals to switches 
II (S 12) are the complements of those to switches S21 (S 22). 
Simulated and experimental load-side and supply-side converter circuit waveforms are 
shown in Figs. 9.35 and 9.36 respectively, for conventional and optimal SHE-control 
strategies. It is evident from Figs. 9.35(a) and (c) that conventional SHE-control possesses 
quarter-wave symmetry, and from Figs. 9.36(a) and (c), that optimal SHE-control 
possesses half-wave symmetry. Figs. 9.35(f), (h), 9.36(f) and (h) show the supply current 
waveform. The effect of the group suppression snubber discussed in section (6.4.1), on 
the supply current waveform is evident. Simulation results predicted that this circuit 
would have little effect on the harmonic elimination strategy, but a slight influence on the 
power factor especially at low speed and light load. Under these conditions a slight 
increase in power factor was predicted. Modifying the group suppression snubber circuit 
can minimise the supply current waveform distortion but at extra expense. This involves 
connecting the snubber circuit across a diode bridge circuit and, in effect, restricting 
current flow through the snubber capacitor to switching instances only. The close 
similarity between the simulated and experimental waveforms is evident. 
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Figs. 9.37 and 9.38 present the experimental armature voltage, armature current and 
supply current harmonic spectra, for conventional and optimal SHE-control. 
Corresponding simulation results are given in Figs. 9.7,9.8 and 9.16. Comparing Fig. 
9.37(a) with 9.38(a) shows that the effect of modifying the switching strategy is to 
introduce extra even harmonics voltage. Comparing Fig. 9.37(c) with 9.38(c) shows that 
optimal SHE-control results in a greatly reduced third-harmonic of the supply current. 
The waveforms of Figs. 9.37(d) to (f) and 9.38(d) to (f) confirm that the magnitude of 
the second-harmonic armature voltage and current decrease with the average armature 
voltage, as predicted theoretically. This in turn leads to a reduction in the third-harmonic 
supply current reflected into the supply-side, for both conventional and optimal SHE- 
control strategies. The close agreement between experimental and simulated results is 
evident. 
9.5.2 CLOSED-LOOP CONTROL. 
Fig. 9.39 shows wavefonns for the speed encoder interface circuit of section (8.2.2.1), in 
which the encoder output frequency is quadrupled. Encoder channel A and B output 
waveforms are shown in Figs. 9.39(a) and (b), while 9.39(d) shows the output waveform 
of the interface circuit. 
9.5.2.1 DYNAMIC RESPONSE. 
The experimental DC motor is directly coupled to a DC generator which acts as a load. 
The field windings of both machines are fed from a 240V DC supply and a variable 
resistor is connected across the generator armature terminals. 
Fig. 9.40 presents simulated and experimental dynamic responses for a drive employing 
pseudo-derivative feedback control and, similar characteristics for the drive with a lower 
demand speed are shown in Fig. 9.41. It is evident from the figures that pseudo-derivative 
feedback control results in a constant speed rise-time irrespective of the demand speed. 
In both simulated and experimental characteristics, the armature cuffent takes about 40ms 
to peak and the speed response has a time lag of 25ms. The close agreement between the 
simulated and experimental characteristics is evident in both cases. 
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The sYmbols adopted to distinguish between characteristics for different load torques are 
given below. 
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Fig. 9.1 Variation of armature current form-factor with average armature voltage 
(simulated). 
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(b) Optimal SHE-control strategy. 
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Fig. 9.2 Variation of RMS armature current with average armature voltage 
(simulated). 
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(b) Optimal SHE-control strategy. 
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(c) Phase-angle control strategy. 
Fig. 9.3 Variation of average armature current with average armature voltage 
(simulated). 
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Fig. 9.4 Variation of RMS second-harmonic current with average armature voltage 
(simulated). 
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Fig. 9.5 Variation of armature harmonic copper loss with average armature voltage 
(simulated). 
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(b) Optimal SHE-control strategy. 
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Fig. 9.6 Variation of total armature current copper loss with average armature voltage 
(simulated). 
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Fig. 9.7 Simulated armature current harmonic spectra. 
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Fig. 9.8 Simulated armature voltage harmonic spectra. 
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(b) Optimal SHE-control strategy. 
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Fig. 9.9 Variation of RMS fundamental supply current with average armature voltage 
(simulated). 
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Fig. 9.10 Variation of total RMS supply current with average armature voltage 
(simulated). 
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Fig. 9.11 Variation of fundamental displacement factor with average armature voltage 
(simulated). 
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(b) Ideal and actual fundamental displacement factor for a phase-controlled converter. 
Fig. 9.12 Simulated supply current waveform for a PWM-controlled drive, and variation of 
ideal and actual fundamental displacement factor for a phase-controlled drive. 
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(b) Optimal SHE-control strategy. 
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Fig. 9.13 Variation of RMS third-harmonic supply current with average armature voltage 
(simulated). 
188 
1.0 
------------ ------------ ---------- lý -------------c 
------------- 
0.975- 
CD 
u 
lk, --- ---- 41 0.95 
Z., ,,, 
CD 
0.925 
1. c 
0.97! 
0 
0 
Cd 
0.9! 
0 
0 
4-A 
0.92! 
Cý 
0. 
1.0 
0.96 
0.92 
4--4 0.88 
0.84 
In 0.8 . -1 C) 
0.76 
0.72 
0.9 + --r 
0.2 0.3 0.4 0.5 0.6 0.7 0.8 0.9 1.0 1.1 1.2 1.3 1.4 1.5 1.6 1.7 1.8 
*I 0OVdc (V) 
(a) Conventional SHE-control strategy. 
(b) Optimal SHE-control strategy. 
------------------- Q& ------------------ 
0 
-. -o ........... . .... ---- -------- 
------------------------ 
0 ----------------------- 
D ---- - ------- 
-------------- 
Xý ----------- 
X IL 
X ---------- 
---------------- 
x ------------------ 
x ---------- 
0.2 0.3 0.4 0.5 0.6 0.7 0.8 0.9 1.0 1.1 i. z 1.3 1.4 i. b l. b 1.1 1. li 
*1 OoVdc (V) 
(c) Phase-angle control strategy. 
Fig. 9.14 Variation of distortion factor with average armature voltage (simulated). 
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Fig. 9.15 Variation of supply power factor with average armature voltage (simulated). 
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Fig. 9.16 Simulated supply current harmonic spectra. 
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Fig. 9.30 Simulated system response- 104.72rad s-' forward 
(phase-angle controlled converter drive). 
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Fig. 9.3 1 Experimental converter model and complete drive system. 
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(b) Zero-crossing detector circuit output waveform. 
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(C) Microcontroller PWM output waveform. 
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(d) Synchronising pulses. 
Fig. 9.32 PWM switching pattern interface and control signal processing logic circuit 
waveforms. 
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(a) Gate-drive signal for switch SII (S12). 
.......... ............. ............. ............. ............. ..................................................................... 
.......... ............. ............. ............. ............. ............. ............. ........................... .............. 
.......... ............. ............. ........... ............. ............. ............. ............. .......................... 
.......... ............. ........................... ............. 
t (s) 
(b) Gate-drive signal for switch S31 (S32). 
(c) Gate-drive signal for switch S21 (S22). 
t (s) 
(d) Gate-drive signal for switch S41 (S42). 
Fig. 9.33 Gate-drive circuit waveforms for conventional SHE-controlled drive. 
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(b) Gate-drive signal for switch S31 (S32). 
t (S) 
............. ............. ............. ............. ............. 
............. ............. ............. ........................... 
(c) Gate-drive signal for switch S21 (S22). 
- --------------------- ........................... 
............. ............. ............. ............. ............. ............. ............. ............. ............. 
............. ............. ............. ........... ............. ............. ............. ............. . ........... ............. 
........... .............. ............. ............. ............. 
t (s) 
(d) Gate-drive signal for switch S41 (S42). 
Fig. 9.34 Gate-drive circuit waveforms for optimal SHE-controled drive. 
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(a) Armature voltage harmonic spectrum. 
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(b) Armature current harmonic spectrum. 
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(c) Supply current harmonic spectrum. 
f (kHz) 
Fig. 9.37 Experimental supply-side and load-side harmonic spectra for conventional SHE- 
controlled converter (Vdc= 1 12V). 
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(d) Armature voltage harmonic spectrum. 
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(e) Armature current harmonic spectrum. 
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(f) Supply current harmonic spectrum. 
Fig. 9.37 Experimental supply-side and load-side harmonic spectra 
for conventional SHE- 
controlled converter (Vd, -=29V). 
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(c) Supply current harmonic spectrum. 
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Fig. 9.38 Experimental supply-side and load-side harmonic spectra for optimal 
SHE- 
controlled converter 
(Vdc= 1 12V). 
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Fig. 9.38 Experimental supply-side and load-side harmonic spectra for optimal 
SHE- 
controlled converter (Vdc=29V). 
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(a) Channel A output waveform. 
(b) Channel B output waveform. 
...... ............. ... ............. .......... 
(c) Channel A output wavefonn. 
(d) Pulse multiplier cirCuit Output waveform. 
Fig. 9.39 Speed Encoder interface circuit waveforms. 
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CHAPTER TEN. 
CONCLUSION AND REMARKS. 
The thesis has presented two selective harmonic elimination switching strategies, the first 
assuming ideal load-side and supply-side conditions, and the second (which Is optimal) 
taking into account the load current ripple. It has been shown that the effect of this ripple 
is to introduce supply current harmonics not present in the switching function. It was 
further demonstrated that, to eliminate supply harmonics arising from the load current 
ripple, it is necessary to modify the switching function. 
It was demonstrated that the performance of PWM switching strategies is superior to that 
of phase-control in almost every respect considered. In general, they help to reduce the 
RMS supply current by reducing the load current harmonic content and increasing the 
distortion factor. The size of the input-side current filter is also reduced, since the order 
of the lowest relevant harmonic is raised. 
The advantages of the optimal switching strategy, in addition to the elimination of low- 
order supply current harmonics include: 
1) A reduction/or elimination of harmonics injected into the supply by the load 
current ripple by a modification to the switching function, which is not 
possible with either natural sinusoidal-control or phase-control. Optimal SHE 
-control achieved on average a 40% reduction of the third-harmonic compared 
with conventional SHE-control. Higher reductions are possible by increasing K, 
2) An increase in both the fundamental displacement factor and distortion factor 
result in a power factor higher than either phase-control or from an SHE 
switching strategy that assumes ideal operating conditions. For operations where 
the load is greater than 12% of the full rated load, optimal SHE-control yields 
fundamental displacement and distortion factors of 0.975 or greater, and a supply 
power factor of 0.95 or greater. For conventional SHE-control to achieve a 
similar performance, the load has to be 30% of rated load or greater. 
3) A reduced size of armature smoothing inductance is needed to eliminate low- 
order harmonics, even when the load current has a significant ripple content. 
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The use of IGBTs allowed operation at a switching frequency of I 100Hz, with the short 
turn-on and turn-off times helping to reduce the switching losses. The lowest order 
harmonic to be filtered was the 23rd compared with the 3rd when phase-control is 
employed. The effect of the armature current ripple on the supply power factor was shown 
to be two-fold. Firstly, it distorts the supply current waveform. and thereby reduces the 
fundamental displacement factor to as low as 0.87 instead of unity at low loads, secondly, 
it introduces an extra odd harmonic component current, again contributing towards a 
reduction in the supply power factor, with values which are as low as 0.8 compared with 
unity in an ideal situation. With phase-control, there is a reduction of close to 20% in the 
fundamental displacement factor on average. 
Modifying the switching function resulted in a reduction of the converter voltage gain, 
with the maximum available voltage falling from 172V to 160V when K,, =0.3. In addition, 
voltage harmonics not present in the switching function appeared in the output voltage 
although their magnitudes were relatively small. 
The dual-converter allowed continuous current operation of the drive at all times, while 
the manner in which the PWM switching strategies were implemented permitted operation 
with current reversal being both instantaneous and natural. This eliminated the need to 
have complex current reversal control circuitry, leading to a rapid dynamic response. Only 
one converter carries current at any time, reducing the RMS current (by eliminating the 
circulating current) and removing the need for bulky and expensive circulating current 
limiting inductors. 
A current monitoring system based on the interventionist principle was designed and built, 
and the performance of the experimental system was in close agreement with simulation 
predictions. The method has the advantage that it is unnecessary to filter the current signal 
for its successful implementation, which is not the case with current regulation using a 
minor current loop. With PID-control, there is a danger of the armature current exceeding 
the safe limit value either during a reversal of rotation or when large step reductions in 
speed are demanded. This is as a result of a reversal in the polarity of output voltage, 
which causes the instantaneous change in voltage to exceed the maximum converter output 
voltage, and could in fact be twice the maximum converter output voltage. 
222 
The microcontroller-controlled drive system implemented is completely digital, which 
improves the accuracy as there is no need to use either A/D or D/A converters with their 
inherent inaccuracies. Software multiplication of the speed encoder pulses increases both 
the accuracy and sensitivity of the speed measurement scheme, without increasing the 
component count. Speed could be measured to an accuracy of slightly below ±Irpm 
(corresponding to I pulse). 
Pseudo-derivative feedback control enabled the motor speed to be accurately controlled, 
resulting in a superior performance following a load torque disturbance and large step 
changes in the demand speed, compared with PID-control. The strategy gives rise to a 
control voltage that increases or decreases as a ramp function during acceleration and 
deceleration, and there is less likelihood of large current surges during starting, reducing 
the need for a separate motor soft-start function. In addition, controller gains that give a 
satisfactory dynamic response for increasing speed also ensure a satisfactory response for 
decreasing speed, which is not the case when PID-control is employed. 
Use of floating-point arithmetic allowed accurate implementation of the control algorithm, 
while the adoption of the 5-operator minimised any coefficient sensitivity to 
microcontroller wordlength. The microcontroller clock has a resolution of lps, and the 
switching angles were converted into their equivalent switching times to the nearest I [is 
i. e. to an accuracy of 0.0180. No significant departure of the switching strategy from 
theoretical predictions was observed. 
Implementations of look-up tables for the switching patterns using either IOV or 5V steps 
did not yield results that were significantly different. It was only at high voltages that the 
5V implementation resulted in more accurate results, due to the nonlinear nature of the 
voltage/switching angle characteristics. Using linear interpolation to calculate switching 
angles that fall between stored values allowed the output voltage to be varied 
continuously, rather than in steps, with an attendant improvement in accuracy. 
By adopting fast switching devices, it was not found necessary to impose limitations on 
either the minimum turn-on or turn-off times, thus permitting an accurate implementation 
of the switching strategy. 
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10.1 SUGGESTIONS FOR FURTHER WORK. 
-Investigate the possibility of adapting the switching strategy for applications in 
single-phase inverter systems fed from DC links with a significant second 
-harmonic ripple. 
-Make the microcontroller implementation of the switching strategy less sensitive 
to variations in supply frequency. 
-Investigate the possibility of increasing the converter voltage gain to improve the 
transformer utilisation, probably by adopting a different method of maximising 
the output voltage. 
-Investigate the possibility of realising the switching pattern interface and control 
signal processing circuit in software, and also using C language to increase 
flexibility in implementing the control structures. 
-Implement in hardware the field current boost. 
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APPENDIX-A: HARMONIC ANALYSIS OF PWM-CONTROLLED SINGLE 
-PHASE AC-DC CONVERTERS. 
The output voltage waveform for a natural sinusoidal PWM-controlled converter is shown 
in Fig. 2.4(c). The general Fourier series of eqn. (2.2) is also valid for the PWM-controlled 
converters, and if there are p pulses per half-cycle of supply voltage waveform, the average 
output voltage is 
v 
Vdc= 'f7' sin (wt) d (wt) 71 0 
M[ p 
v Oks 
in (wt) d (wt) 
7c k=l 
E 
Clk 
VM 
p 
TE 
I Ek=l ECOSak-CoSPk3 3 (A. 1) 
For the ideal case, the even and odd Fourier coefficient an, and b,,, comprise of only one 
component each, referred here to as a., vl and b., vl. The coefficient a,, vj is given by 
v Pk Pk+79 
anvi m P= sin (wt) cos (nwt) d(wt) - sin (wt) cos (nwt) d (wt) Tu 
Ek 
1 
fak fak+71 
VM Ok 
[sin (1+n) wt+sin(1-n) wt] d(wt) 27r 
[I: pk=l 
fa'k 
f 10k+'C 
-n) wt] d(wt) [sin (i +n) wt+sin (i k 1 ak+'C 
VM cos (1+n) ak-COS (1+n) 
Pk+COS (i +n) (Pk+n) -cos (i +n) (ak+") 
27r 
EEpk=l 
I+n 
cos (i -n) ak-COS (i -n) Pk+COS (i -n) (Pk+'ý) -cos (i -n) (ak+7C) 
K=l 1-n 
but 
(A. 2) 
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-'ýCOSI(l+n)Pk+(l+n)Tcl cos[(I+n)(Pk+n)] ' 
=cos(l+n)PkCOS(I+n)ir-sin(l+n)Pksin(l+n)Tc. 
since sin(l+n)n=O for all values of n, the expression reduces to 
cos[(l+n)(Pk+TC)l ' -': COS(l+n)PkCOS(I+n)Tc. 
For n odd, 
cos(l+n)PkCOS(l+n)Tc=cos(l+n)Pk 
and for n even, 
cos(l+n)PkCOS(I+n)Tc=-cos(l+n)Pk, 
After a similar simplification for the other terms of eqn. (A. 2) an expression for k,, with n 
even is 
VM cos(l+n)ak-COS(l+n) Pk] anvi 
7r k=l 1+n 
+pI cos 
(1-n) ak-COS (1-n) Pk] (A. Ek=l 
1-n 
For n odd, 
kvlý--o 
Similarly an expression for b,,,, can be written as 
VM f PkS 
in (wt) sin (nwt) d (wt) nvi TE k=l k 
k +I[ 
[sin (wt) sin (nwt) d (wt) k=l 
f 
+1C OCk 
VM 
p 
Ok 
ECOS (1-n) wt-cos (1+n) wt] d(wt) Eal 
fa, 
2 Tc k 
lPk+7C 
-n) wt-cos (1+n) wt] d(wt) [cos kf 1 OCk+7C 
(A. 4) 
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(1 VM p -n) 
Ok-Sin (i -n) ak+Sin -n) (ak +Tr 
2 Tc El, I-n 
sin[ (1-n) (Pk+7ý) 
k=l 1-n 
sin (I +n) ak 
1+n 
sin (i +n) Pk+Sin +n) (Pk+71) 3 -sin[ (1+n) (ak+7[) 
k=l 1+n 
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For n even, 
VM sin (I -n) 
Pk-Sin (i -n) Uk 
nvi TE k 1-n 
sin (I +n) ak-S in (I +n) Ok, (A. 
I+n 
But the summations involving sine terms add up to zero and hence for n even, 
bnvl 
=0 (A. 7) 
for all n. 
An expression for the magnitude of the nth harmonic voltage can be obtained from 
eqns. (A. 3) and (A. 7) as 
22 
--: 
r 
Von aývl +bnvl 
=anvl 
Since bnvl=O for all n. The magnitude of the second-harmonic voltage is obtained by 
substituting for n=2 in eqn. (A. 3) as 
vp cos3ak-cos3Pk (A. 8) Y, M[ I- +COSPk-Cosak3 3 
02 TE 
Ek=l 
3 
The supply current may be represented by the Fourier series of eqn. (2.1) and the supply 
current waveform is as shown in Fig. 2.4(e). The Fourier coefficients an, and bnj are given 
by 
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PkCOS 
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dc I Ep= [sin (n (a +70 ) -sin (na n7c k1k 
+Epk=l [sin (nP k) -sin 
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Similarly an expression for the odd coefficient bnI can be written as 
I -Tadýý CV'P 
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fak fCek+7t 
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[cos (nak) -cos (nPk) +cos (n (Pk+n) ) -cos (n((lk+n) )33 
bn 
I -"' ": 
0 
and for n odd, 
bnI": 
«2 
Iadc 
E', [cos (na) -cos (nßk) ] nn k=l 
10) 
(A. 11) 
From eqns. (A. 9) and (A. 11) expression for the nth harmonic current is obtained as 
22 
nj+bnj In = 
ýa 
In 
=bnl 
since an, =O for all n. 
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APPENDIX-B: MINIMIZATION OF THE THIRD- AND ELIMINATION OF THE 
FIFTH-HARMONIC FROM THE SUPPLY CURRENT. 
The function for the control of the average load voltage when considering the rnýinirnisation 
of the third and the elimination of the fifth harmonics is 
2 V,, 
Vdc=- [cosal -COSP1+CoSa23 
re-arranging into a form suitable for digital computer solution gives 
2V 
,, rcosa -COSP1+COS(X23 -Vdc=o (B. 1) fl ((Xl I Ol I lX2 
71 ,1 
The main aim here is to minimise the third-harmonic current content and this is achieved 
by minimising the Fourier coefficients corresponding to the third-harmonic component. 
Substituting n=3 into eqns. (4.13) and (4.22) the expression for the even Fourier coefficient 
of the third-harmonic is 
a31ý 4 [cos3a, -cos3ßl+cos3a21=0 3 ir 
and for the odd Fourier coefficient 
b3 
1: - 
2 K, 
[ (cosal-COS01+CoSa2) -1 (cos5al-COS5P1+COS5a2)3 
7E 5 
From eqns. (4.20) an expression for the function to be minimised is obtained as 
2 (B. 2) 
ýj +b,, 
f3 (all Pll OC2) =Va3I 31 
In the case of the fifth-harmonic, it is only the even Fourier coefficient that is of interest as 
the odd coefficient can be easily eliminated and, the function of interest is 
4 f5 (alt ßll a2) =- [COS5al-C0S5ßl+COS50421 =O (B. 3) 
5 7r 
From eqns. (B. 1), (B. 2) and (B. 3) the Lagrangean equation is obtained as 
(et, 
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Extremum values are obtained when the differential of the Lagrangean equation equals zero. 
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The partial differential equations with respect to the three independent variables (x,, P, and 
cý are: 
aL -4a3ISin3a, +2Kýb3j[sin5a, -sinalI 
aal f3 (OC11 Ol I a2) TC 
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(9L 
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2 V,,, X s in 1 +4 il s 
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2Vlsinet2+411sin50t2 
7r 
combining eqns. (B. 4) and (B. 5) and solving for il gives 
11 - 
-a31 I sin3 Olsinal -sin3 alsinp, 
f3 (al I Pj, 
a2) sin5 a sinpl-sin5 Plsinal 
Kb31 
2f3(al, Pl, a2) 
substituting eqn. (B. 7) into (B. 6) and solving for X gives 
2a3ISin3a2 
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kcb31 
(al, ol, a 3 2)sina2 Vmf3(aj, 
Pl'CJ 
2a3I sin3a 2 sin3 Plsinal-sin3 alsinp, 
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substituting for both Tj and k in eqn. (B. 4) and simplifying gives 
(B. 4) 
(B. 5) 
(B. 6) 
(B. 7) 
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4a3I 
II sin3a 2sinal-sin3a, sina2] 
f3 (al 
I 
Pl 
I OC2) sina2 
+ 
[s! n5a2Sinal-sin5a, sina21 [sin3ß, sinal-sin3a, sinßll 1 =o [sina21[sin5a, sinß, -sin5ß, sinall 
which may be re-arranged as 
[sin5a, sinpl-sin5p, sinall [sin3 a2Sinal-sin3a, sina2l 
[sin5a2sinal-sin5a, sina2] [sin3ß, sinal-sin3a, sinßll =O B. 8 
The extremurn values of the function f3((x,, pj, a2) may be obtained by solving the set of 
eqns. (B. 1), (B. 2), B. 3) and (B. 8) using the Newton-Raphson method. 
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APPENDIX-C 
Table 6.1 IGBT absolute maximum ratings. 
Parameter IRGBC20F Units 
Ic @ Tc=25'C Continuous collector current. 16 A 
Ic @ Tc=100'C Continuous collector current. 9 A 
ICM Pulsed collector current. 64 A 
VCE Collector-to-emitter breakdown voltage. 600 V 
VGE Gate-to-emitter breakdown voltage. ±20 V 
PD@ Tc=25'C Maximum power dissipation. 60 W 
PD@ T, =100'C Maximum power dissipation. 24 W 
Tj Operating junction temperature range. -55 to +150 1 OC 
Table 6.2 IGBT electrical characteristics @ Tj=25'C. 
Parameter Min. Typ. Max. Units Test conditions 
VCE(on)Collector-to-emitter - 2.8 V 
VGE--'ý15V, 
saturation voltage. lc=9. OA 
VGE(ffi) ate threshold voltage 3.0 5.0 V 
VCE=VGE,, 
I I I I lc=250VA 
Table 6.3 IGBT switching characteristics @ Tj=25'C. 
Parameter Min. Typ. Max. Units Test conditions 
Qg Total gate charge II - 21 nC Ic=9. OA, 
VCC=480V 
,, 
C Input capacitance. ie - 340 - pF Vcc=30V, 
VGE=OV9 
Ij- f=LOM111, 
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Table 6.4 Fast recovery diode ratings. 
Parameter BYR29-800 Units 
VRRM 800 V 
IF(av) Average current. 9 A 
tff(max) Reverse recovery time. 75 ns 
Table 6.5 IGBT thermal resistance data. 
Parameter Min. Typ. Max. Units Comments 
R, hj-,, -to-case , 
junction - - 2.1 K/W 
Rh,, 
-, case-to-sink - 
0.5 - K/W flat mounting surface, 
greased. 
Rthj-a I - 
I 
- 
I 
80 K/W 
Lý 
Typical socket mount. 
Table 6.6 Fast recovery diode thermal resistance data. 
Parameter Value Units 
Rthj-c junction-to-case 1.5 K/W 
c-s case-to-sink 
0.4 K/W 
Table 6.7 
Device 
type 
Polarity Ic(max) 
A 
Pd(max) 
w 
VCEO(max) 
V 
VCBO(max) 
V 
hfe 
ZTX450 npn 1.0 1 4 60 100 
ZTX550 pnp -1.0 1 -45 -60 
1 
100 
ZTX302 npn 0.5 
1 
0.3 
1 
35 35 100 
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Parameter Min. Typ. Max. Units Comments 
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